

Deepak Kumar Sharma

+91-6378966541 dipak6541.6615@gmail.com

Summary

To secure a challenging role where I can apply my expertise in Electronics & Communication Engineering. I aim to contribute to innovative solutions by integrating programming, embedded systems, and cadence-based design. I am keen on expanding my knowledge in Electronics and telecom technologies. My goal is to drive organizational success through technical excellence and continuous learning.

Skills

- Programming Languages:-Java,C,Verilog HDL
- Web Technologies:-HTML,CSS
- Microsoft Office: Excel,Word,PowerPoint
- Tools:-Matlab,Cadence,OptiSystem,MultiSim,NetSim

Certifications

Maven Silicon in Physical Design

June 2025

- Completed 100+ hours of hands-on training in floorplanning, placement, routing & STA.
- Gained experience in timing closure and power optimization techniques
- Learned techniques of timing and power optimization in Physical design

Internships

Genus Power Infrastructures Ltd.

July 2023

- Gained practical exposure to Embedded Systems, IoT, and Power Systems through industry-oriented projects
- Worked on Smart Metering and Smart Grid models and analyzed efficiency improvements in simulations
- Utilized ECE tools with 80% focus on real-time testing & validation.

Education

Vellore Institute of Technology (VIT), Vellore

Sept. 2022 – July 2026

B.Tech, Electronics and Communication Engineering

CGPA: 8.95/10

Tagore Public School, Gudha Gorji

2009 – 2022

CBSE Board

10th: 90.80%, 12th: 94.20%

Projects

Smart Road Safety Framework in Hilly terrains

- Designed a real-time road safety system with terrain-aware alerts, hazard detections and improving response accuracy in hilly conditions.
- Developed a Python-based User Interface using Tinker ,Pytorch ,OpenCV, enabling realistic hilly terrain & vehicle interaction for testing driver safety.

FSM-Based Traffic Signal Controller -RTL Design &Verification

- Designed a finite state machine -based traffic light controller using Verilog
- Debugged simulation issues related to reset sequencing ,timing scale and library setup.

Mini-chip design using OpenLane Tool

- Implemented a complete RTL-to-GDS ASIC flow for an integrated ALU-FIFO-COUNTER minichip using OpenLane
- Closed post-route timing with positive setup and hold slack and verified final layout using klayout

Area Of Interest

- Digital Electronics
- VLSI Design and Verification
- Digital Signal Processing (DSP)
- Analog Circuits