


DSD ASSIGNMENT =1

1) BASIC LOGIC GATES




2) BOOLEAN EXPRESSIONS


The image shows a screenshot of a Verilog code editor. The title bar at the top indicates the file is named "basic_boolean_expression.v". The editor window displays the following Verilog code:

```
1 `timescale 1ns / 1ps
2
3
4 module basic_boolean_expression(
5     input a,b,c,
6     output y0,y1,y2,y3,y4,y5,y6,y7
7 );
8
9     assign y0 =(a&b) | (~a&c) | (b&c);
10    assign y1=(a|b) & ((~a) | c);
11    assign y2= a& (b | c);
12    assign y3=(a | (~b)) & (b | (~c)) & ((~c) | a) & ((~a) | c);
13    assign y4 = (a^b) | (b^c) | c;
14    assign y5 = (a^b) | c & (a^~b);
15    assign y6=(a&~b) | (c&~a);
16    assign y7 =~ ( (a&b) | (c&a) | (b&c) );
17
18 endmodule
```


The code defines a module named "basic_boolean_expression" with three input signals (a, b, c) and eight output signals (y0 through y7). The outputs are assigned using various Boolean logic operations (AND, OR, NOT, XOR, and combinations thereof) on the inputs. The code is formatted with line numbers on the left and uses standard Verilog syntax for module definitions and signal assignments.



3a) MUX 2X1



3b) MUX 4X1



Project Summary
Schematic
mux_4X1.v
tb_mux_4X1.v *

C:/Users/vinit/project_4X1_mux/project_4X1_mux.srscs/sim_1/new/tb_mux_4X1.v

Q
Save
Undo
Redo
Cut
Copy
Paste
Delete
Run
Help

```

1  `timescale 1ns / 1ps
2  module tb_mux_4X1(
3      );
4      reg a,b,c,d,s1,s0;
5      wire y;
6      mux_4X1 uut(a,b,c,d,s0,s1,y);
7      initial
8      begin
9          a=1; b=0; c=0; d=0; s0=0; s1=0;
10         #10;
11         a=0; b=1; c=1; d=1; s0=0; s1=0;
12         #10;
13         a=0; b=1; c=0; d=0; s0=1; s1=0;
14         #10;
15         a=1; b=0; c=1; d=1; s0=1; s1=0;
16         #10;
17         a=0; b=0; c=1; d=0; s0=0; s1=1;
18         #10;
19         a=1; b=1; c=0; d=1; s0=0; s1=1;
20         #10;
21         a=0; b=0; c=0; d=1; s0=1; s1=1;
22         #10;
23         a=1; b=1; c=1; d=0; s0=1; s1=1;
24         #10;
25         $finish;
26     end
27
28 endmodule
29

```

mux_4X1.v
tb_mux_4X1.v
Untitled 3

Q
Save
Undo
Redo
Cut
Copy
Paste
Delete
Run
Help


Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns	60.000 ns	70.000 ns	80.000 ns	90.000 ns	100.000 ns	110.000 ns	120.000 ns	130.000 ns
a	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
b	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
c	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
d	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
s0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1
s1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1
y	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

3c) MUX 8X1

```
Project Summary x mux8X1.v * x

C:/Users/vinit/project_mux8X1/project_mux8X1.srscs/sources_1/new/mux8X1.v

1 `timescale 1ns / 1ps
2
3 module mux8X1(
4   input S0,S1,S2,I0,I1,I2,I3,I4,I5,I6,I7, output Y
5 );
6   assign Y = (~S2 & ~S1 & ~S0 & I0) | (~S2 & ~S1 & S0 & I1) |
7     (~S2 & S1 & ~S0 & I2) | (~S2 & S1 & S0 & I3) |
8     ( S2 & ~S1 & ~S0 & I4) | ( S2 & ~S1 & S0 & I5) |
9     ( S2 & S1 & ~S0 & I6) | ( S2 & S1 & S0 & I7);
10 endmodule
11
```



4) PRIORITY ENCODER

```

1  `timescale 1ns / 1ps
2  module priority_encoder(
3      input d0,d1,d2,d3,
4      output a,b,v
5  );
6      assign a = d2|d3;
7      assign b=( d1 & (~d2)) | d3;
8      assign v = d3|d2|d1|d0;
9  endmodule
10

```

Project Summary x Schematic x priority_encoder.v x tb_priority_encoder.v x

5 Cells 7 I/O Ports 9 Nets

Schematic diagram showing the implementation of the priority encoder logic using RTL blocks:

- Inputs: d0, d1, d2, d3
- Outputs: a, b, v
- RTL blocks used: RTL_AND, RTL_OR (multiple instances)
- Connections:
 - d3 connects to b_i and b_j.
 - d1 connects to b_j and a_i.
 - d2 connects to a_i and v_i.
 - d3 connects to a_j and v_i.
 - d2 connects to v_j.
 - d1 connects to v_k.
 - d0 connects to v_l.

Project Summary x priority_encoder.v x tb_priority_encoder.v * x

C:/Users/vinit/project_5/project_5.srscs/sim_1/new/tb_priority_encoder.v

Q

📄

↶

↷

✂

📄

📄

✖

//

📄

💡

1`timescale 1ns / 1ps

2module tb_priority_encoder(

3);

4reg d0,d1,d2,d3;

5wire a,b ,v;

6priority_encoder uut(d0,d1,d2,d3,a,b,v);

7initial

8begin

9d0=0; d1=0;d2=0;d3=0; #10

10d0=1; d1=0;d2=0;d3=0; #10

11d0=0; d1=1;d2=0;d3=0; #10

12d0=0; d1=0;d2=1;d3=0; #10

13d0=0; d1=0;d2=0;d3=1; #10

14d0=1; d1=1;d2=0;d3=0; #10

15d0=1; d1=1;d2=1;d3=0; #10

16d0=1; d1=1;d2=1;d3=1; #10

17d0=1; d1=0;d2=1;d3=0; #10

18d0=1; d1=0;d2=0;d3=1; #10

19d0=1; d1=0;d2=1;d3=1; #10

20d0=0; d1=0;d2=1;d3=1; #10

21d0=0; d1=1;d2=1;d3=1; #10

22d0=1; d1=1;d2=0;d3=1; #10

23d0=0; d1=1;d2=1;d3=0; #10

24d0=0; d1=1;d2=0;d3=1; #10


25

26\$finish;


27end

28endmodule

29




5) PRIORITY DECODER



The screenshot shows a code editor window with a tab titled "priority_decoder.v". The file path is "C:/Users/vinit/project_6/project_6.srscs/sources_1/new/priority_decoder.v". The code defines a module named "priority_decoder" with two inputs, "a" and "b", and four outputs, "d0", "d1", "d2", and "d3". The module contains four "assign" statements that implement a priority decoder logic: "d0" is the complement of "a" AND "b", "d1" is the complement of "a" AND "b", "d2" is "a" AND the complement of "b", and "d3" is "a" AND "b". The code is as follows:

```
1 `timescale 1ns / 1ps
2 module priority_decoder(
3     input a,b,
4     output d0,d1,d2,d3
5 );
6     assign d0 = ~a&(~b);
7     assign d1 = ~a&b;
8     assign d2 = a&(~b);
9     assign d3 = a&b;
10 endmodule
11
```




Project Summary x priority_decoder.v x tb_priority_decoder.v x


C:/Users/vinit/project_6/project_6.srscs/sim_1/new/tb_priority_decoder.v

Q [Icons]


```
1 `timescale 1ns / 1ps
2
3 module tb_priority_decoder(
4     );
5     reg a,b;
6     wire d0,d1,d2,d3;
7
8     priority_decoder uut(a,b,d0,d1,d2,d3);
9
10    initial
11    begin
12        a =0; b=0;
13        #10
14        a =0; b=1;
15        #10
16        a =1; b=0;
17        #10
18        a =1; b=1;
19        #10
20        $finish;
21    end
22 endmodule
23
```



6A) HALF ADDER



6B) FULL ADDER




Project Summary
full_adder.v
tb_full_adder.v *
?

C:/Users/vinit/project_full_add/project_full_add.srscs/sim_1/new/tb_full_adder.v


```

1  `timescale 1ns / 1ps
2
3  module tb_full_adder(
4
5      );
6      reg a,b,cin;
7      wire a,b,cin,sum,c_out;
8      full_adder uut(a,b,cin,sum,c_out);
9      initial
10     begin
11         a=0;b=0; cin=0;
12         #10
13         a=0;b=0; cin=1;
14         #10
15         a=0;b=1; cin=0;
16         #10
17         a=1;b=0; cin=0;
18         #10
19         a=0;b=1; cin=1;
20         #10
21         a=1;b=0; cin=1;
22         #10
23         a=1;b=1; cin=0;
24         #10
25         a=1;b=1; cin=1;
26         #10
27         $finish;
28     end
29     endmodule
30

```




7A) HALF SUBTRACTOR



The screenshot shows the Verilog code editor for the file `half_sub.v`. The code is as follows:

```
1  `timescale 1ns / 1ps
2
3
4
5  module half_sub(
6      input a,b,output difference,borrow
7  );
8
9      assign difference = a^b;
10     assign borrow= (~a)&b;
11 endmodule
12
```




Project Summary x half_sub.v x tb_half_sub.v x ?


sers/vinit/project_half_sub/project_half_sub.srscs/sim_1/new/tb_half_sub.v

Q | | | | | | | | | |

```
1 `timescale 1ns / 1ps
2 module tb_half_sub(
3 );
4     reg a,b;
5     wire a,b,difference,borrow;
6     half_sub uut(a,b,difference,borrow);
7     initial
8     begin
9         a=0;b=0;
10        #10
11        a=0;b=1;
12        #10
13        a=1;b=0;
14        #10
15        a=1;b=1;
16        #10
17        $finish;
18    end;
19 endmodule
20
```



7B) FULL SUBTRACTOR




Project Summary
Schematic
full_sub.v
tb_full_sub.v *

C:/Users/vinit/project_full_sub/project_full_sub.srscs/sim_1/new/tb_full_sub.v


```

1  `timescale 1ns / 1ps
2  module tb_full_sub(
3      );
4      reg a,b,bin;
5      wire a,b,bin,diff,b_out;
6
7      full_sub uut(a,b,bin,diff,b_out);
8
9      initial
10     begin
11         a=0;b=0; bin=0;      #10
12         a=0;b=0; bin=1;      #10
13         a=0;b=1; bin=0;      #10
14         a=1;b=0; bin=0;      #10
15         a=0;b=1; bin=1;      #10
16         a=1;b=0; bin=1;      #10
17         a=1;b=1; bin=0;      #10
18         a=1;b=1; bin=1;      #10
19     $finish;
20     end
21
22
23 endmodule
24
25

```



8A) UNIVERSAL ADDER AND SUBTRACTOR(1BIT)




```


tb_universal.v
C:/Users/vinit/project_universal_add_sub/project_universal_add_sub.srscs/sim_1/new/tb_universal.v

1  `timescale 1ns / 1ps
2  module tb_universal(
3      );
4      reg a,b,cin,m;
5      wire sum,cout;
6      universal uut (a,b,cin,m,cout,sum);
7      initial
8      begin
9          a=0; b=0;cin=0;m=0;
10
11         #10      a=0; b=0;cin=1;m=0;
12         #10
13         #10      a=0; b=1;cin=0;m=0;
14         #10      a=1; b=0;cin=0;m=0;
15         #10      a=0; b=1;cin=1;m=0;
16         #10      a=1; b=0;cin=1;m=0;
17         #10      a=1; b=1;cin=0;m=0;
18         #10      a=1; b=1;cin=1;m=0;
19     #10
20     // subtractor
21     a=0; b=0;cin=0;m=1;
22     #10      a=0; b=0;cin=1;m=1;
23     #10      a=0; b=1;cin=0;m=1;
24     #10      a=1; b=0;cin=0;m=1;
25     #10      a=0; b=1;cin=1;m=1;
26     #10      a=1; b=0;cin=1;m=1;
27     #10 a=1; b=1;cin=0;m=1;
28     #10 a=1; b=1;cin=1;m=1;
29     #10
30     $finish;
31 end

```



8 B) UNIVERSAL ADDER AND SUBTRACTOR (4BIT)




```

tb_universal4bit.v
C:/Users/vinit/project_4bituniversal/project_4bituniversal.srscs/sim_1/new/tb_universal4bit.v

1  `timescale 1ns / 1ps
2
3  module tb_universal4bit(
4
5      );
6
7      reg A0, A1, A2, A3, B0, B1, B2, B3, M;
8      wire C4, S0, S1, S2, S3, V;
9
10     universal4bit uut(A0, A1, A2, A3, B0, B1, B2, B3, M, C4, S0, S1, S2, S3, V);
11
12     initial begin
13         // ADD: 9 and 10 [1001 + 1010]
14         A3=1; A2=0; A1=0; A0=1;
15         B3=1; B2=0; B1=1; B0=0;
16         M=0;
17         #10
18
19         // SUBTRACT: 10 from 9 [1001- 1010]
20         A3=1; A2=0; A1=0; A0=1;
21         B3=1; B2=0; B1=1; B0=0;
22         M=1;
23         #10
24         $finish;
25
26     end
27
28     endmodule
29

```



The image displays a Verilog code editor with the following code:

```

1  `timescale 1ns / 1ps
2
3
4  module sr_latch(
5      input s,r,output q,q_bar
6  );
7      assign q=~(s&q_bar);
8      assign q_bar=~(r&q);
9  endmodule
10


```

Below the code, the logic diagram is shown. It features two input ports, 'r' and 's', and two output ports, 'q' and 'q_bar'. The logic is implemented using two 2-input AND gates (labeled 'RTL_AND') and two inverters (labeled 'RTL_INV'). The first AND gate has inputs 'r' and 'q_bar' and output 'q_bar_i'. The second AND gate has inputs 's' and 'q' and output 'q_i'. The outputs of the AND gates are connected to the inputs of the inverters, and the outputs of the inverters are connected back to the inputs of the AND gates, forming a feedback loop.

10A) S R FLIP FLOP

```
Project Summary x sr_flip_flop.v * x tb_sr_flip_flop.v x
C:/Users/vinit/project_flip_flop/project_flip_flop.srsrcs/sources_1/new/sr_flip_flop

1 `timescale 1ns / 1ps
2
3 module sr_flip_flop(
4     input s,
5     input r,
6     input clk,
7     output q,
8     output q_bar
9 );
10     wire sg,rg;
11     assign #1 sg= ~(s&clk);
12     assign #1 rg=~(r&clk);
13     assign #1 q=~(q_bar&sg);
14     assign #1 q_bar=~(q&rg);
15 endmodule
16
```



Project Summary
Schematic
sr_flip_flop.v
tb_sr_flip_flop.v


C:/Users/vinit/project_flip_flop/project_flip_flop.srsrcs/sim_1/new/tb_sr_flip_flop.v

1 ``timescale 1ns / 1ps`
2 `module tb_sr_flip_flop(`
3
4 `);`
5 `reg s,r,clk;`
6 `wire s,r,clk,sg,rg,q,q_bar;`
7
8 `sr_flip_flop uut(s,r,clk,q,q_bar);`
9
10 `initial`
11 `begin`
12 `clk= 0;`
13 `forever #5 clk=~clk;`
14 `end`
15
16 `initial`
17 `begin`
18 `s=0;r=0;`
19 `#10`
20 `s=0;r=1;`
21 `#10`
22
23 `s=1;r=0;`
24 `#10`
25 `s=1;r=1;`
26 `#10`
27 `$finish;`
28 `end`
29
30 `endmodule`

tb_sr_flip_flop.v
Untitled 2

Name	Value
s	1
r	1
clk	1
sg	Z
rg	Z
q	1
q_bar	1

10 B) J K FLIP FLOP




```

tb_j_kv
C:/Users/vinit/project_j_k_flip/project_j_k_flip.srscs/sim_1/new/tb_j_kv

1  `timescale 1ns / 1ps
2  module tb_j_k();
3      reg j,k,clk;
4      wire q,q_bar;
5      j_k uut(.j(j), .k(k), .clk(clk), .q(q), .q_bar(q_bar));
6      initial
7      begin
8          clk = 0;
9          forever #5 clk = ~clk;
10     end
11     initial begin
12
13         j=0; k=1;
14
15         #10;
16         j=1; k=0;
17
18         #10;
19         j=0; k=0;
20
21         #10;
22         j=1; k=1;
23
24         #10;
25         $finish;
26     end
27 endmodule


```




11 A) D FLIP FLOP

```
d_flip_gap.v
C:/Users/vinit/project_d_flip_flop/project_d_flip_flop.srscs/sources_1/new/d_flip_gap.v

1  `timescale 1ns / 1ps
2
3  module d_flip_gap(
4  input d,d_bar,clk,output q,q_bar
5  );
6      wire dg,d_bar_g;
7      assign #1 dg=~(d&clk);
8      assign #1 d_bar_g=~(d_bar&clk);
9      assign #1 q= ~(q_bar&dg);
10     assign #1 q_bar=~(q&d_bar_g);
11 endmodule
```



b)




```


Project Summary x tb_D_flip.v x
/Users/vinit/project_D_FLIP_FLOP_/project_D_FLIP_FLOP_.srcs/sim_1/new/tb_D_flip.v x

1  `timescale 1ns / 1ps
2
3  module tb_D_flip(
4      );
5      reg D,clk, reset;
6      wire q;
7
8      D_flip uut (D,clk,reset,q);
9
10     initial
11     begin
12         clk=0;
13         forever #5
14             clk=~clk;
15         end
16
17     initial
18     begin
19         D=0; reset =0;
20         #10
21         D=1;reset=1;
22         #10
23         D=1; reset =0;
24         #10
25         D=0;reset=1;
26         #10
27         $finish;
28     end
29 endmodule
30


```



11 B) T FLIP FLOP




```
1 `timescale 1ns / 1ps
2
3 module t_flip_flop(
4     input t,
5     input clk,
6     input reset,
7     output reg q
8 );
9     always @(posedge clk or posedge reset) begin
10         if(reset)//always at positive edge
11             q<=1'b0;
12         else if(t)
13             q<=~q;
14         end
15
16 endmodule
17
```



12) COUNTER DESIGN

```
counter.v
C:/Users/vinit/project_counter/project_counter.srscs/sources_1/new/counter.v

1  `timescale 1ns / 1ps
2  module t_ff(
3      input t,
4      input clk,
5      input reset,
6      output reg q
7  );
8      always @(posedge clk or posedge reset) begin
9          if(reset)//always at positivitive edge
10             q<=1'b0;
11         else if(t)
12             q<=~q;
13         end
14     endmodule
15
16
17 module counter(
18     input clk, reset, output [2:0]q
19 );
20     wire t0,t1,t2;
21     assign t0=~q[1];
22     assign t1=1;
23     assign t2=q[1];
24
25     t_ff ff0(t0,clk,reset,q[0]);
26     t_ff ff1(t1,clk,reset,q[1]);
27     t_ff ff2(t2,clk,reset,q[2]);
28
29 endmodule
30
```




12 B) LOCKOUT OF THIS COUNTER(if is it going)

```

counter_lock.v  x  tb_counterLock.v  x  Untitled 2  x
C:/Users/vinit/project_counterlockout/project_counterlockout.srscs/sources_1/new/counter_lock.v

1  `timescale 1ns / 1ps
2  module t_ff(
3      input t,
4      input clk,
5      input reset,
6      output reg q
7  );
8      always @(posedge clk or posedge reset) begin
9          if(reset)//always at positivitive edge
10             q<=1'b1;
11         else if(t)
12             q<=~q;
13     end
14
15 endmodule
16
17 module counter_t_flip_flop(
18     input clk, reset, output [2:0]q
19 );
20     wire t0,t1,t2;
21     assign t0=(~q[1]) & (q[0] ^ q[2]);
22     assign t1=1;
23     assign t2=(q[1]) & (~(q[0] ^ q[2]));
24
25     t_ff ff0(t0,clk,reset,q[0]);
26     t_ff ff1(t1,clk,reset,q[1]);
27     t_ff ff2(t2,clk,reset,q[2]);
28
29 endmodule

```



Project Summary x Schematic x counter_lock.v x tb_counterLock.v x

C:/Users/vinit/project_counterlockout/project_counterlockout.srscs/sim_1/new/tb_counterLock.v

Q [Save Undo Redo Copy Paste Delete Comment Block Comment All Icons Help

```

1  `timescale 1ns / 1ps
2  module tb_counter(
3      );
4
5      reg clk,reset;
6      wire [2:0]q;
7
8      counter_t_flip_flop uut(clk,reset,q);
9      initial
10     begin
11         clk=0;
12         #5
13         forever #5 clk=~clk;
14     end
15
16     initial
17     begin
18         reset =1;
19         #10
20         reset=0;
21         #50
22         $finish;
23     end
24
25 endmodule

```

