



# List Of Experiments

1. Verification of the functionality of all logic gates.
2. Implementing Half ADDER, FULL ADDER using basic logic gates.
3. Implementing Binary - TO - Gray, Gray - TO - Binary code conversions.
4. Implementing 3-8 line Decoder
5. Implementing  $4 \times 1$  and  $8 \times 1$  MULTIPLEXERS
6. Verify the excitation tables of various FLIP-FLOPs
7. Design of an 8-bit Input/output System with four 8-bit Internal Registers.
8. Design of an 8-bit SRITHMETIC Logic UNIT.
9. Design the data path of a computer from its register transfer language description.
10. Implement a simple instruction set computer with a control unit and a data path.

# AND Gate (IC 7408)



# OR Gate



# Experiment → 1

Date \_\_\_\_\_

Expt. No. 1

Page No. 2

○ Aim:- Verify operation of all the logic gates.

• Equipment:- Bread Board, connecting wires, LED, power supply, IC 7408 (Quad 2 input AND gates), IC 7432 (Quad 2 input OR gates).

IC 7402 (Quad 2 input NOR gates),  
IC 7400 (Quad 2 input NAND gates),


IC 7404 (Hex 1 input NOT gates)  
IC 7486 (Quad 2 input XOR Gates).

• Theory :-

\* Logic gates :- A logic gate is a circuit that has one or more input signal but only one output signal. Truth Table for a logic gate is tabular listing of all possible combination of input and resultant output for each combination.

Teacher's Signature : \_\_\_\_\_

# Not gate



A	Y
0	1
1	0

Input gate 1

Output gate 1

Input gate 2

Output gate 2

Input gate 3

Output gate 3

OV

+2 to +6 HC  
+5V LS/HC

Output gate


Input gate

Output gate


Input gate

Output gate

Input gate



# NAND gate



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Input gate 1

Input gate 2

Output gate 1

Input gate 2

Input gate 3

Output gate 2

OV

+2 to +6 HC  
+5V LS/HC

Input gate


Input gate 4

Output gate

Input gate 3

Input gate 3

Output gate 3



\* OR gate (IC 7432) :- IC 7432 is used as OR gate which has two or more inputs and one output. In OR gate the output is low only when no input is high. Output is high when one or all inputs are high.

\* NOT gate (IC 7404) :-

IC 7404 is used as NOT gate which has two or more inputs and one output. In NOT gate the output is low when input is high. Output is high when input is low.


\* IC 7400 (Quad 2 input NAND gate) :-

IC 7400 is used as NAND gate which has two or more input and one output.



\* IC 7402 (QUAD 2 input NOR gate) :-

IC 7402 is used as NOR gate which has two or more input and one output.

## NOR gate





A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



## XOR gate



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



\* IC 7486 (QUAD 2 input XOR gate) :-

IC 7486 is used as XOR gate which has two or more inputs and one output. In XOR gate the output is high if either of one input is high. Output is low when both input are same. To the gate enable when one ~~is~~ odd no. of input appear.

① Procedure:-

- 1). Identify the pin configuration of ICs and make the connection.
- 2). Connect the supply of +5V ground to IC.
- 3). Supply Input according to the truth and Verify the output.


② Result:-

- 1). Make sure that logic level inputs are proper with LED display.

- 2). Beware of loose connections.
- 3). Check the connection properly before supplying power.

~~Am  
6/4/24~~

## Circuit Diagram of Half adder:



## Truth Table:

(1). For half adder:

Input		output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

# Experiment - 2

Date \_\_\_\_\_

Expt. No. 2

Page No. 6

Aim: To implement Half Adder, Full Adder using basic logic gates.

Equipments Required:

S.No.	Apparatus	Specification	Quantity
1	IC	7486	1
2	IC	7408	1
3	Digital Trainer Kit	-	1
4	Connection Wires	-	As required


Theory:

Half Adder:

Half Adder can add two bits. It needs two inputs A, B and Sum and carry are two binary operations. The applications of half adder are very limited because it can't accept a carry from a previous addition. When we add two binary numbers, we start with the least-significant column. That is by adding the A<sub>0</sub> and B<sub>0</sub> bits of the two numbers. This means that we have to add two bits with the possibility of a carry. The circuit used for this is called half-adder.

Teacher's Signature : \_\_\_\_\_

# Circuit Diagram of Full Adder:



Truth table

(Q). For full adder:

Input			Output	
A	B	C <sub>in</sub>	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full Adder:

A full adder has the provision to add two bits along with a carry coming from lower order bits when binary addition on multi bit numbers is to be performed. It need two inputs A, B and carry from lowest bits ( $C_{in}$ ). The output is Sum and  $C_{out}$  are two binary operations. For addition of higher order columns (other than last significant one), we have to use full-adder, a logic circuit that can add three bits at a time. The third bit is the carry from the lower column. Full adder, therefore, is a logic circuit with three inputs and two outputs. The truth table for full-adder is shown in table.

Exercise: Show that the output at SUM can be written as  
~~SUM = (A ⊕ B) ⊕ C.~~

Procedure:-

- (1). Identify the pin configuration.
- (2). Connect the circuit as per the circuit diagram.
- (3). Connect the all  $V_{cc}$  to +SV and ground.

Result:-


~~The truth table of half adder and full adder is being verified.~~

Precaution:


- (1). Verify the reading properly.
- (2). All the connections should be tight.
- (3). Take out the IC carefully from the breadboard.
- (4). Supply should not exceed +SV.

## Circuit Diagram

Binary to Gray



Gray to Binary



Using  
EX-OR gates  
=

Using  
EX-OR gates  
=

# Experiment No 3

Date \_\_\_\_\_

Expt. No. 3

Page No. 9

Aim: Implementing Binary - to - Gray,  
Gray - to - Binary code conversions.

## Equipment Required:

S.No.	Apparatus	Specification	Quantity
1	IC	7486	1
2	Digital Trainer Kit	—	1
3	Connection Wires	—	As required

## Theory:

### Binary to gray code conversion

Binary to gray code conversion is a very simple process. There are several steps to do these types of conversions. Steps given below elaborate on the idea on this type of conversion.

- (1). The M.S.B. of the gray code will be exactly equal to the first bit of the given binary number.

Teacher's Signature : \_\_\_\_\_

Truth Table for Booth :-

Inputs				Outputs			
B3	B2	B1	B0	G3(v)	G2(v)	G1(v)	G0(v)
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	0
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	1
1	1	0	1	1	0	1	0
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

(2). Now the second bit of the code will be exclusive-or of the first and second bit of the given binary number, i.e. if both the bits are same the result will be 0 and if they are different the result will be 1.

(3). The third bit of gray code will be equal to the exclusive-or of the second and third bit of the given binary number.  
~~Thus the Binary to gray code conversion goes on.~~

### Gray code to binary conversion

Gray code to binary conversion is again very simple and easy process. Following steps can make your idea clear on this type of conversions.

- (1). The M.S.B. of the binary number will be equal to the M.S.B. of the given gray code.
- (2). Now if the second gray bit is 0 the second binary bit will be same as the previous or the first bit. If the gray bit is 1

the second binary bit will alter. If it was 1 it will be 0 and if it was 0 it will be 1.

- (3). This step is continued for all the bits to do Gray code to binary conversion.


### Procedure:

- (1). The circuit connections are made as shown in fig.
- (2). Pin(1+) is connected to +Vcc and Pin(7) to ground.
- (3). In the case of binary to gray conversion, the inputs B0, B1, B2 and B3 are given at respective pins and outputs B0, B1, B2 and B3 are taken for all the 16 combinations of inputs.
- (4). The values of the outputs are tabulated.

~~10  
13/5/29~~ Result:- The Binary - to - Gray, Gray - to - Binary code conversions has been done and verified.

Logic diagram

Decoder: 3 to 8 line



Aim: Implementing 3-8 line DECODER and  
Implementing 4x1 and 8x1 MULTIPLEXERS.

### Apparatus required:


S.No.	Component	Specification	QTY.
1	IC	74139	1
2	IC	74153	1
3	Digital Trainerkit	—	1
4	Patch cards & connections wire	—	As req.

### Theory:

#### Decoder:

A decoder is a device which does the reverse operations of an encoder, undoing the encoding so that the originally information can be retrieved. The same method used to encode is usually just reversed in order to decode. It is a combinational circuit that converts binary information from n input lines to a maximum of  $2^n$  unique output lines.

Pin diagram IC 74153 (4x1 multiplexer)



Inputs			outputs								
a	b	c	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	
0	0	0	1	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
Output functions			$\bar{a}\bar{b}\bar{c}$	$\bar{a}b\bar{c}$	$\bar{a}\bar{b}c$	$\bar{a}bc$	$a\bar{b}\bar{c}$	$a\bar{b}c$	$a\bar{b}c$	$abc$	

## Multiplexer:

Multiplexer generally means many into one. A multiplexer is a circuit with many inputs but only one output. By applying control signals we can steer any input to the output. The fig. (1) shows the general idea. The ckt. has  $n$ -input signal, control signal & one output signal. where  $2^n = m$ . One of the popular multiplexer is the 16 to 1 multiplexer, which has 16 input bits, 4 control bits & 1 output bit.

## Procedure:

- (1). Identify the pin configuration.
- (2). Given the connection in the breadboard as per the circuit diagram.
- (3). Connect  $V_{cc}$  (+5V) and ground of the IC.
- (4). The values of the output are tabulated.

Truth Table of multiplier (4x1) IC 74153

A	B	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	G	Y
X	X	X	X	X	X	1	0
0	0	0	X	X	X	0	0
0	0	1	X	X	X	0	1
0	1	X	0	X	X	0	0
0	1	X	1	X	X	0	1
1	0	X	X	0	X	0	0
1	0	X	X	1	X	0	1
1	1	X	X	X	0	0	0
1	1	X	X	X	1	0	1


Result:

verify the truth table of decoder  
and multiplexer for various inputs.

Precautions:

- 1). Make the connections according to the IC Pin diagram.
- 2). The connections should be tight.
- 3). The V<sub>c</sub> and ground should be applied carefully at the specified pin only.

21/5/23



$S_1$	$S_0$	$Y$
0	0	10
0	1	11
1	0	12
1	1	13

# Experiment No - 5

Date \_\_\_\_\_

Expt. No. 05

Page No. 15

## AIM :-

Implementation of  $4 \times 1$  and  $8 \times 1$  multiplexer using logic gates.

## Test Equipment :-

- (1). Bread board
- (2). Connecting wires
- (3). LED
- (4). Power supply
- (5). Two IC 7408 (Quad 2 input AND gates)
- (6). One IC 7432 (Quad 2 input OR gates)
- (7). One IC 7404 (Hex 1 input NOT gate)

## Theory :-

A Multiplexer is a combinational logic circuit which selects one of the information from many input lines and transmits it to the output. The selection of input is controlled by a set of selecting selection lines for 2<sup>nd</sup> inputs the no. of selection lines required is n.

### Procedure :-

- (1). Identify the pin configuration of IC's according to circuit given below.
- (2). Connect the supply of +5V ground to IC's
- (3). Supply input according to the truth table and verify the output.


### Result :-

Operation of Multiplexer is verified.


### Precaution:-

- (1). Make sure that logic level inputs are proper with LED display.
- (2). Beware of loose connection.
- (3). Check the connection properly before supplying power.


SR flip flop



D flip flop



JK flip flop



# Experiment No. 6

Date \_\_\_\_\_

Expt. No. 6

Page No. 17

Aim:- Verify the excitation tables  
of various FLIP-FLOPS.

Apparatus required:-

S.No.	Component	Specification	Qty
1.	IC	7400	1
2.	IC	7404	1
3.	Digital trainer Kit	—	1
4.	Patch cords & connecting wires	—	As req

Theory


Flip-flop

A flip flop is a circuit which exists in one of two states and so can store information. A simple flip-flop can be defined in term of two NAND logic gates.

Teacher's Signature : \_\_\_\_\_

2.0K Transistor

T-flip-flop



Flip flops are nonlinear circuits, meaning the output from one of its gates is fed 'back' to be processed with the input signal.

### RS FLIP FLOP:-

There are two inputs to the flip-flop defined as R and S. When I/P's  $R=0$  and  $S=0$  the O/P remains unchanged. When I/P's  $R=0$  and  $S=1$  the flip flop is switched to the stable state O/P is 1 i.e. SET. The I/P condition is  $R=1$  and  $S=0$  the flip flop is switched to the stable state where O/P is 0 i.e. RESET. The I/P condition is  $R=1$  and  $S=1$  the flip flop is switched to the <sup>stable</sup> state where O/P is forbidden.

### JK FLIP FLOP:-

For purpose of counting, the JK Flip-flop is the ideal element to use. The variable J and K are called control I/Ps because they determine what the flip-flop does when a positive edge arrives. When J and K are both 0s, both AND gates are disable and Q retains its last value.

## D flip flop:-

This kind of flip flop prevents the value of D from reaching the Q output until clock pulse occurs. When the clock is low, both AND gates are disabled. D can change value without affecting the value of Q. On the other hand, when the clock is high, both AND gates are enabled. In this case, Q is forced to equal the value of D. When the clock again goes low, Q retains or stores the last value of D. A D flip flop is a bistable circuit whose D input is transferred to the output after a clock pulse is received.

## T flip-flop:-

The T or "toggle" flip-flop changes its output on each clock edge, giving an output which is half the frequency of the signal to the T input. It is useful for constructing binary counters.

## D flip-flop Truth Table

S.No.	INPUT	OUTPUT
1	0	0
1	1	1

## JK flip-flop Truth Table

Clock	J	K	$Q_{n+1}$
1	0	0	No change
1	0	1	0
1	1	0	1
1	1	1	$Q_n$

## T flip-flop T

Clock	T	$Q_{(N+1)}$
1	0	No change
1	1	change

Procedure:

- (1). Connect the circuit show in figure.
- (2). Apply V<sub>C</sub> and Ground signal to every IC.
- (3). Observation the input output according to the truth table.

SR Flip flop Truth Table


Clock	S	R	$Q_{n+1}$
1	0	0	No change
1	0	1	0
1	1	0	1
1	1	1	—

Precautions:-

- (1). Make the connections according to the IC pin diagram.
- (2). The connections should be tight.
- (3). The V<sub>C</sub> and ground should be applied carefully at the specified pin only.

CLR0	1	I	19	Vcc
DO	2	C	13	CLR1
CLK0	3	7	12	D1
PREG0	4	4	11	CLK1
SO	5	7	10	PREG1
S0	6	4	9	Q1
GND	7		0	Q2

Logic Diagram:



# Experiment No. 07 (a)

Date \_\_\_\_\_

Expt. No. 7(a)

Page No. 21

Aim:- Implementation of a 3-bit ST<sup>PO</sup> and SISO shift registers using flip-flops.

Apparatus required:-


S.No.	Component	Specification	Qty
1.	D Flip flop	IC 7474	2
2.	OR Gate	IC 7432	1
3.	IC Trainer Kit	-	1
4.	Patch Cards	-	35

Theory:

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flop receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop.

Teacher's Signature : \_\_\_\_\_

(a) 40 bit transmission



Result: 3-bit SIPO and SISO shift registers using flip-flops has been designed and verified.

Truth table:

CLK	Serial in	Serial out
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1

Serial in Parallel out:

Truth table:

CLK	DATA	OUTPUT			
		Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	1	0	0	0
2	0	0	1	0	0
3	0	0	0	1	1
4	1	1	0	0	1

Procedure: (1). Connections are given as per circuit diagram.

- (2). Logical inputs are given as per circuit diagram.
- (3). Observe the output and verify the truth table.

# Experiment No. 7(b)

Date \_\_\_\_\_

Expt. No. 7(b)

Page No. 23

Aim: Implementation of a 3-bit PIPQ and PISO shift registers using flip-flops.

Apparatus required:

S.No.	Component	Specification	Qty.
1	D Flip flop	IC 7474	2
2	OR gate	IC 7432	1
3	TC Trainer Kit	—	1
4	Path Cards Patch	—	35

Theory:

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-flip flop cascaded with output of one flip flop connected to input of next flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register.

Teacher's Signature : \_\_\_\_\_

CLRO	-1	I	14	Vcc
Do	-2	C	13	CLR1
CLK0	-3	7	12	D1
PRE0	-4	4	11	CLK1
So	-5	7	10	PRE1
Jo	-6	4	9	Q1
GND	-7		8	Q1

Truth table:

CLK	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	O/P
0	1	0	0	1	1
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	1

Truth table:

CLK	DATA INPUT				OUTPUT			
	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>	D <sub>D</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

Procedure: (1). ~~Connections are given as per circuit diagram.~~

- (2). Logical inputs are given as per circuit diagram.
- (3). Observe the output and verify the truth table.

Result:- 3-bit PISO and PIPO shift registers using flip-flop has been designed and verified.

# Experiment No. 08

Date \_\_\_\_\_

Expt. No. 08Page No. 25

Aim: Design of an ARITHMETIC LOGIC UNIT.

Apparatus required:


S.No.	Component	Specification	Qty.
1	4-to-1 MUXs	IC 74153	1
2	AND Gate	IC 7408	1
3	OR Gate	IC 7432	1
4	XOR Gate	IC 7486	1
5	NOT Gate	IC 7409	1
6	Logic Trainer	-	1
7	Path Cards & Connecting wires	-	As req.

ALU logic circuit:

The ALU, logic circuit performs the basic logic micro operations: NOT, AND, OR and XOR. From these four micro operations all known logic micro operations can be derived. Fig. 5-2 shows the logic diagram for one stage of logic circuit. The four gates generate the four logic operations and the multiplexer select the desired operation.



Teacher's Signature: \_\_\_\_\_



Circuit diagram of the 2-bit  
logic circuit

# Function table of the 2-bit logic circuit

$S_1$	$S_0$	Output	Operation
0	0	$A \cdot B$	AND
0	1	$A + B$	OR
1	0	$A \oplus B$	XOR
1	1	$A'$	Complement

## Procedures:


1. Bring all IC chips necessary to build the circuit from the IC Cabinet.
2. Draw the wiring diagram for the logic diagram.
3. ~~Ensure that the power switch of the IC trainer is turned off.~~
4. Plug the IC chips into the proper sockets.

5. Connect the voltage supply and ground lines to the chips.
6. Use the connection leads to connect the circuit according to the derived wiring diagram.
7. Once all connections have been done, turn on the power switch of the IC trainer.
8. Verify the circuit function.

Result: The Arithmetic Logic Unit has been designed and verified.

#### Precaution:

1. Make the connections according to the IC pin diagram.
2. The connections should be tight.
3. The V<sub>c</sub> and ground should be applied carefully at the specified pin only.
4. After finishing the experiment, turn off the power switch, disconnect the wires, and take out the IC chips from the trainer.



Schematic diagram R-format instruction  
datapath

# Experiment No. 09

Date \_\_\_\_\_

Expt. No. 09

Page No.

28

Sim: Design the data path of a computer from its register transfer language description.

## (1). R-format Datapath :-

Implementation of the datapath for R-format instructions is fairly straight forward - the register file and the ALU are all that is required.

The ALU accepts its input from the DataRead ports of the register file, and the register file is written to by the ALU result output of the ALU, in combination with the RegWrite signal.


- Format: opcode  $r_1, r_2, r_3$

## (2). Load / Store Datapath :-

The Load / Store datapath uses instructions such as  $lw \$t1, offset(\$t2)$ , where offset denotes a memory address offset applied to the base address in register  $\$t2$ . The  $lw$  instruction reads from

Teacher's Signature : \_\_\_\_\_

### 3 ALU operation



Fetch

Decode

Execute


memory and writes into register \$t1

The load / store datapath is illustrated and performs the following actions in the order given:

- (1). Register Access takes input from the register file, to implement the instruction, data or address fetch step of the fetch-decode-execute cycle.
- (2). Memory Address Calculation decodes the base address. This step uses the sign extender and ALU.

~~Read/Write from Memory takes data or instructions from the data memory, and implements the first part of the execute step of the fetch/decode/execute cycle.~~

~~Write into Register File puts data or instructions into the data memory, implementing the second part of the execute step of the fetch/decode/execute cycle.~~



# Experiment No. 10

Date \_\_\_\_\_

Expt. No. 10

Page No. 30

Sim:- Design the control unit of a computer using either hardwiring or microprogramming based on its register transfer language description.

## Design of Control Unit

Control unit generates timing and control signals for the operations of the computer. The control unit communicates with ALU and main memory. It also controls the transmission between processor, memory and various peripherals. It also instructs the ALU which operation has to be performed on data.

Control unit can be designed by two methods which are given below:

### Control Hardware Unit

It is implemented with the help of gates, flip flops, decoders etc. in the hardware. The inputs to control unit are the instruction register, flags, timing signals etc. This organization can be very complicated if we have to make the control unit large.

Teacher's Signature : \_\_\_\_\_

## Difference between Hardwired Control and Microprogrammed Control

### Hardwired Control

### Microprogrammed Control

- |  |   |
|--|---|
| (i). Technology is circuit based.                                | (i). Technology is software based.  |
| (ii). It is implemented through flip-flops, gates, decoders etc. | (ii). microinstructions generate signals to control the execution of instruction. |
| (iii). Fixed instruction formats.                                | (iii). Variable instruction format (16-64 bits per instruction).                  |
| (iv). Instructions are register based.                           | (iv). Instructions are not register based.  |
| (v). ROM is not used.  | (v). ROM is used.   |
| (vi). It is used in RISC.  | (vi). It is used in CISC.   |
| (vii). Faster decoding.  | (vii). Slower decoding.   |
| (viii). Difficult to modify.                                     | (viii). Easily modified.  |
| (ix). chip area is less  | (ix). chip area is large.   |

## Microprogrammed Control Unit

It is implemented by using programming approach. A sequence of micro operations is carried out by executing a program consisting of micro-instructions. In this organization any modifications or changes can be done by updating the micro program in the control memory by the programmer.

10/6/22