

# Hardware Lab (CS 224) Assignment 8

Group No. 28

## Team Members:

Deepit Gupta (230101033) Purab Kumar Agarwal (230101083) Raghav Goyal (230101084) Anubhav Jindal (230101013)

April 22, 2025

## Contents

1	Objective										
2	Supported Instructions	3									
3	Modules Description	3									
	3.1 Program Counter (PC)	3									
	3.2 Instruction Memory	4									
	3.3 Register File	4									
	3.4 ALU	4									
	3.5 ALU Control	4									
	3.6 Sign Extender	4									
	3.7 Data Memory	5									
	3.8 Control Unit	5									
4	PC Logic and Jump Handling	5									
5	5 Instruction Memory Initialization Example										
6	6 Diagram and Table										
7	Conclusion	8									

## 1 Objective

The objective of this assignment is to design and implement a single-cycle 32-bit MIPS processor using Verilog. The processor supports a core subset of MIPS instructions including arithmetic, logic, memory access, and control flow operations. This report elaborates on the datapath design, individual modules, supported instructions, and testing methodology for the processor.

### 2 Supported Instructions

The processor supports the following MIPS instructions:

• Memory Access: lw, sw

• Arithmetic/Logical: add, sub, and, or, slt

• Control Transfer: beq, j, jal, jr

R-type: Used for arithmetic/logical operations and jr.

Format: opcode(6) rs(5) rt(5) rd(5) shamt(5) funct(6)

Example: add \$t0, \$s1, \$s2  $\rightarrow$  000000 10001 10010 01000 00000

100000

I-type: Used for memory and branch operations. Format: opcode(6) rs(5) rt(5) immediate(16)

Example: lw \$t0, 32(\$t1)  $\rightarrow$  100011 01001 01000 000000000100000

**J-type:** Used for jumps.

Format: opcode(6) target(26)

## 3 Modules Description

#### 3.1 Program Counter (PC)

Maintains the address of the current instruction. Updated every clock cycle to either PC + 4, a branch target, or jump destination. The PC ensures that the processor executes instructions in a sequential manner, unless modified by control flow instructions such as branches or jumps. It is critical for ensuring the proper flow of execution and is usually incremented by 4 to point to the next instruction in memory.

#### 3.2 Instruction Memory

Read-only module storing the instruction set. Accessed using a word-aligned address (address [9:2]). This module retrieves the instruction from memory based on the program counter (PC) address. The instruction memory is typically implemented as a simple ROM (Read-Only Memory), where each instruction is fetched in the sequence dictated by the PC. The memory is designed to support fast lookups and word-aligned access for efficient instruction fetching.

#### 3.3 Register File

Contains 32 general-purpose registers. Supports 2 reads and 1 write. Register 0 is hardwired to 0. The register file is responsible for storing values that are used in computations, and it allows two registers to be read simultaneously. It provides an interface for the processor to interact with the data values needed for arithmetic, logic, and memory operations. Register 0 being hardwired to 0 ensures that certain instructions can operate without needing special checks for zero values, making operations more efficient.

#### 3.4 ALU

Performs operations like addition, subtraction, AND, OR, and set-less-than. Outputs a zero flag for conditional branches. The ALU is a key component in performing arithmetic and logic operations. It takes two inputs, applies the selected operation, and produces a result. Additionally, the ALU outputs a zero flag, which is crucial for branch instructions like beq, as it helps determine whether a branch should occur based on the result of a comparison.

#### 3.5 ALU Control

Generates specific ALU operation signals based on ALUOp and funct field. Also detects jr. This module is responsible for decoding the ALU operation specified by the instruction. It reads the opcode and funct field to determine the exact operation to be performed (addition, subtraction, etc.). It also handles the jr instruction, which is a jump based on the contents of a register, overriding the regular program flow to return from a subroutine.

#### 3.6 Sign Extender

Extends 16-bit immediate values to 32-bit for use in the ALU. The sign extender ensures that the immediate values in I-type instructions, which are only 16 bits, are properly extended to 32 bits. It handles the sign extension by replicating

the sign bit (most significant bit) of the immediate value to the left. This is important for ensuring correct arithmetic when working with negative numbers.

#### 3.7 Data Memory

Supports both read and write operations for lw and sw. Uses address[9:2] for word access. Data memory is used for loading and storing data in the processor. The lw (load word) instruction reads data from the memory and places it in a register, while the sw (store word) instruction writes data from a register to memory.

#### 3.8 Control Unit

Generates control signals based on the opcode. Determines the values of RegDst, ALUSrc, MemToReg, RegWrite, MemRead, MemWrite, Branch, Jump, and Jal.

## 4 PC Logic and Jump Handling

jal updates the PC to the target address and saves PC+4 into register 31. jr overrides all and sets PC = rs, typically returning from a subroutine. Detected in the ALUControl module.

## Extra Circuitry

#### For jal (J-type)

- Create control line for jal.
- The mux selecting new target address for J-type will include OR of this jal in selection.
- RegWrite = 1
- In Writedata, put a mux to choose PC+4 for select line jal.
- In Writeregister, put one more mux to choose 11111 for select line jal.

### For jr (R-type)

- Create control line for jr.
- Create mux to select Read data 1 by jr into PC.
- RegWrite = 1 (In RegWrite, do AND with  $\overline{\text{jr}}$ ).

## 5 Instruction Memory Initialization Example

## 6 Diagram and Table

Opcode	Regunite	Reg Det	Jump 1	Jal	Branch	Mem to Reg	mem   writes	ALU SAC		
0/0	jn & 1	1	0	0	0	0	O	0		
2/000010	0	X	1	0	0	X	0	×		
3/000011	ı	×	0	1	0	X	0	×		
4/000100	0	×	0	0	1	X	0	0		
35 100011	,	0	0	0	0	1	0	1		
43/101011	0	×	0	0	0	×	1	1		
ALU GATTOL										
Optide	AL	Nop	] F	indon	AL	U Control	1 ブル	Pemark		
35		00		\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		010	0	Load Ada	1	
43	43 00 4 01 243 d 0 10					) (0	0	Store A	bb	
						(10	0	Branch	act	
						Þ	0	Jump 1J.	id	
			8			ф 010	0	JA Add		
			34			110		SUBH		
	1		37	11001	01	001	0	OR		
			42	11010	10/1	11	0	SL	T	
								THE REAL PROPERTY.	100	

Figure 1: Table for Opcodes




Figure 2: MIPS diagram

## 7 Conclusion

The modular design of this single-cycle MIPS processor ensures clarity, reusability, and testability. By supporting all core instructions, including jal and jr, this design is functionally complete for simple program execution and subroutine handling. Testing with diverse instruction combinations verified correct operation.