UIT2304 Digital Logic & Computer Organisation

Assignment-2

Deepitha P 312225002028 IT-A

0

Decimal equivalent =
$$2^4 + 2^7 = 16 + 128$$

= 144

d.

30

atist head orapi

11010 to 0 0101 1200

rAlpha
$$\frac{700 \times 1-2}{3.4 \times 10^9} = 2.47 \times 16^6$$
 $\frac{500 \times 1-5}{3.4 \times 10^9} = 2.2 \times 16^6$

$$\frac{1500 \times 2.2}{2.6 \times 10^9} = 1.36 \times 10^6$$

$$\frac{1000 \times 40}{2.6 \times 10^9} = 1.53 \times 10^6$$

.. C86 Complex A is the hest option.

```
b) Cycle time = 200+150+100+190+140
        = 780 ps
   Lottency = 780ps
   Throughput = 1/180 inst/ps.
```

- b) a) Cycletime = 550+20 = 570 ps Latency = 5 x 570 = 28 50 ps Throughput = 1/570 inst/ps
 - b) cycle time = 200 +20 = 220 ps Latency = 5 x 220 = 1100 ps Throughput = /220 East /ps

a) /AaBCola 1 2 - 12 tusterings loomed 5.

=> 0001 1010 0010 1011 1100 0000 0001 0010 Ignore word bits MESS 40 => 0001 1010 0001 01011 - 0001 1010 0001 01011

O MENTEUR MESTERO

=> 13579

135797. 256=11

... In block 11

b) FFFFOOFP A digital

=> 1111 1111 11(1 QCCC CCCC 1111 1111

-> 1111 1111 1111 (=

=) 65535 =) 65535 65535% 256 = 255

.. In block 255

c) 12345678

=> 0001 0010 0011 0100 0101 0110 0111 1000

→ 0001 0010 0011 0100 ·

=) 7456 =) 7456

7456%. 256 = 32 mg = 1 (militari

.. In Mock 32

d) C109 D532

- => 1100 0001 0001 1001 1101 0101 0011 0010
- 1100 0001 0001 1001
- D 49241
- 2 492417. 256 105

. In Block 105

were a strong ones there for martille were

a) 111000011110000

Left most pg offset also seems solling?

000011110000

convert pg to decimal 7 (99) return conjugation

Page is in frame 7 who is don't good

offset = 000011110000 -240

. In frame 7, Offset 240

b) 0000 0000 0000 000

Page number obstal got to emble a experient

offset o

Page o offset o rolaigas probable granam (v

i) Compulsary misses: do mail another bland

Occurs when a block is accessed for first time.

ii) Capacity misses:

Occurs when cache is not lorge enough to accomodate all data & some blacks are replaced

iii) Conflict misses!

Occurs in set associative or direct mapped caches when multiple memory blacks compete

iv) Coherence misses:

(Jack Lebus en

Occurs in multicore systems when one core update & memory locid another core has a state copy of data in its cache.

the state of the second of the

retemped without?

2015

along the short of

8. Level-1:

Fast access to frequently use data

Level - 2:

Provide additional space to frequently access plate

Level-3:

Reduces memory access time for multiple users. Level-4:

Further increase cache size.

9. i) Brogram Counter (PC):

Keep track of address of next inst to be fetched

ii) Instruction Register (IR):

Hold the current instruction being executed.

Stack Pointer:

Manages address of top of stack in memory.

iv) Status Register:

Store condition codes flags based on result of operations Memory Address Register:

Holds address where data to be fetched or stored.

100

RISC

- Apricas and ton Simple instruction set with 1- Complex instruction set reduced instruction
- Fixed length instruction
- Large no of registers.
- 4. Single clark cycle
- 6- Store orchitecture
 - Simplified control unit
 - 8. Optimizing compiler softwere
 - Smaller code
 - 10. ARM, MIPS

CISC

- with larger instruction
- 2- Voriable length instruction
- 3. Small no of registers
- 4. Multiple clock cycles
- 5. Deeper pipeline 5: Shorter pipelines
 - 6 Memory operation port of inst
 - 7- Complex control unit
 - 8. Hardwore designed to Hardle
 - 9. Code can be complex
 - 10. Intel, ADMD