## 9.38.5 RISC-V Instruction Formats

The RISC-V Instruction Set Manual Volume I: User-Level ISA lists 15 instruction formats where some of the formats have multiple variants. For the '.insn' pseudo directive the assembler recognizes some of the formats. Typically, the most general variant of the instruction format is used by the '.insn' directive.

The following table lists the abbreviations used in the table of instruction formats:

opcode	Unsigned immediate or opcode name for 7-bits opcode.
opcode2	Unsigned immediate or opcode name for 2-bits opcode.
func7	Unsigned immediate for 7-bits function code.
func6	Unsigned immediate for 6-bits function code.
func4	Unsigned immediate for 4-bits function code.
func3	Unsigned immediate for 3-bits function code.
func2	Unsigned immediate for 2-bits function code.
rd	Destination register number for operand x, can be GPR or FPR.
rd'	Destination register number for operand $x$ , only accept s0-s1, a0-a5, fs0-fs1 and fa0-fa5.
rs1	First source register number for operand $x$ , can be GPR or FPR.
rs1'	First source register number for operand $x$ , only accept s0-s1, a0-a5, fs0-fs1 and fa0-fa5.
rs2	Second source register number for operand $x$ , can be GPR or FPR.
rs2'	Second source register number for operand x, only accept s0-s1, a0-a5, fs0-fs1 and fa0-fa5.
simm12	Sign-extended 12-bit immediate for operand x.
simm20	Sign-extended 20-bit immediate for operand x.

simm6 Sign-extended 6-bit immediate for operand x. Unsigned 5-bit immediate for operand x. uimm5 Unsigned 6-bit immediate for operand x. uimm6 Unsigned 8-bit immediate for operand x. uimm8 symbol Symbol or lable reference for operand x. The following table lists all available opcode name: C0 **C1** C2 Opcode space for compressed instructions. LOAD Opcode space for load instructions. LOAD\_FP Opcode space for floating-point load instructions. **STORE** Opcode space for store instructions. STORE FP Opcode space for floating-point store instructions. AUIPC Opcode space for auipc instruction. LUI Opcode space for lui instruction. **BRANCH** Opcode space for branch instructions. JAL Opcode space for jal instruction. **JALR** 

Opcode space for jalr instruction.

Opcode space for ALU instructions.

OP\_32

Opcode space for 32-bits ALU instructions.

OP\_IMM

Opcode space for ALU with immediate instructions.

OP\_IMM\_32

Opcode space for 32-bits ALU with immediate instructions.

OP\_FP

Opcode space for floating-point operation instructions.

MADD

Opcode space for madd instruction.

**MSUB** 

Opcode space for msub instruction.

**NMADD** 

Opcode space for nmadd instruction.

**NMSUB** 

Opcode space for msub instruction.

AMO

Opcode space for atomic memory operation instructions.

MISC\_MEM

Opcode space for misc instructions.

**SYSTEM** 

Opcode space for system instructions.

CUSTOM\_0

CUSTOM 1

CUSTOM 2

CUSTOM 3

Opcode space for customize instructions.

An instruction is two or four bytes in length and must be aligned on a 2 byte boundary. The first two bits of the instruction specify the length of the instruction, 00, 01 and 10 indicates a two byte instruction, 11 indicates a

four byte instruction.

The following table lists the RISC-V instruction formats that are available with the '.insn' pseudo directive:

R type: .insn r opcode6, func3, func7, rd, rs1, rs2

R type with 4 register operands: .insn r opcode6, func3, func2, rd, rs1, rs2, rs3 R4 type: .insn r4 opcode6, func3, func2, rd, rs1, rs2, rs3

I type: .insn i opcode6, func3, rd, rs1, simm12
I type: .insn i opcode6, func3, rd, simm12(rs1)

+	-+	-+	-+	-+	+
simm12[11:0]	rs1	func3	rd	ор	code6
+	-+	-+	-+	-+	+
31	20	15	12	7	0

S type: .insn s opcode6, func3, rs2, simm12(rs1)

B type: .insn s opcode6, func3, rs1, rs2, symbol SB type: .insn sb opcode6, func3, rs1, rs2, symbol

simm12[12 10:5]	rs2	rs1	func3	simm12[4:1 11]	opcode6	İ
•	•		15	•	_	-

U type: .insn u opcode6, rd, simm20

+	-+	-+-		+
simm20[20 10:1 11 19:12]	rd	İ	opcode6	İ
+	-+	-+-		+
31	12	7	(	0

J type: .insn j opcode6, rd, symbol UJ type: .insn uj opcode6, rd, symbol

simm20[20]	simm20[10:1]	simm20[11]	-+   simm20[19:12]	rd	opcode6	İ
31	•	21	•	•	7	•

CR type: .insn cr opcode2, func4, rd, rs2

+	+	+	+	+
func	:4   rd/r	s1   r	s2   op	code2
+	+	+	+	+
15	12	7	2	0

CI type: .insn ci opcode2, func3, rd, simm6 +----+ | func3 | simm6[5] | rd/rs1 | simm6[4:0] | opcode2 | +----+ 15 13 12 7 2 CIW type: .insn ciw opcode2, func3, rd', uimm8 +----+ | func3 | uimm8[7:0] | rd' | opcode2 | 15 13 5 2 CSS type: .insn css opcode2, func3, rd, uimm6 +----+ | func3 | uimm6[5:0] | rd | opcode2 | 15 13 CL type: .insn cl opcode2, func3, rd', uimm5(rs1') +----+ | func3 | uimm5[4:2] | rs1' | uimm5[1:0] | rd' | opcode2 | +----+ 15 13 10 7 CS type: .insn cs opcode2, func3, rs2', uimm5(rs1') +----+ | func3 | uimm5[4:2] | rs1' | uimm5[1:0] | rs2' | opcode2 | 15 13 10 7 5 2 CA type: .insn ca opcode2, func6, func2, rd', rs2' +-- ----+-----+ | func6 | rd'/rs1' | func2 | rs2' | opcode2 | +----+ 15 10 7 5 2 CB type: .insn cb opcode2, func3, rs1', symbol +----+ | func3 | simm8[8|4:3] | rs1' | simm8[7:6|2:1|5] | opcode2 | +----+ CJ type: .insn cj opcode2, symbol +----+ | func3 | simm11[11|4|9:8|10|6|7|3:1|5] | opcode2 | +----+ 15 13 2 0

For the complete list of all instruction format variants see The RISC-V Instruction Set Manual Volume I: User-Level ISA.

Next: <u>RISC-V Object Attribute</u>, Previous: <u>RISC-V Floating Point</u>, Up: <u>RISC-V Dependent Features</u> [Contents] [Index]