GAYATRI VIDYA PARISHAD COLLEGE OF ENGINEERING FOR WOMEN



Kommadi, Madhurawada, Visakhapatnam - 530 048

(Approved by AICTE, New Delhi, Affiliated to Andhra University, Visakhapatnam)
(Accredited by National Board of Accreditation [NBA] for B.Tech CSE, ECE and IT - valid from 2019-22 and 2022-25)

(ACCREDITED BY NATIONAL BOARD OF ACCREDITATION [NBA] FOR B.TECH CSE, ECE AND IT - VALID FROM 2019-12 AND 2022-223)

(Accredited by National Assessment and Accreditation Council [NAAC] with A Grade- valid from 2022-27)

(Phone: +91-891-2739144, 2739124, 2719125, 2719127 Email Id: gvpcew@gmail.com , info@gvpcew.ac.in)

Name of the faculty: DIVYA SATHI BALAGA

Subject: DIITAL LOGIC DESIGN Regulation: R20

Topic: 5 IMPORTANT QUESTIONS FROM EACH UNIT

UNIT- I: Digital Systems and Binary Numbers:

- 1. a) The binary numbers listed have a sign bit in the leftmost position and if negative numbers are in 2's complement form. Perform the arithmetic operations indicated and verify the answers.
- (i) 101011 + 111000 (ii) 001110 + 110010 (iii) 111001 001010 (iv) 101011 100110
- b) Convert the following to Decimal and then to octal.
- (i) (125F)₁₆ (ii) (10111111)₂(iii) (4234)₁₀
 - 2. Convert the following to required form i) (163.789)10 = ()8
- ii) (101101110001.00101)2 =()10. iii) (292)16 = ()2.
- 3. Perform the given subtraction using 1's and 2's complement methods:

(10110)2 - (1101101)2.

- 4. Convert the following i) AB16 = ()10 ii) 12348 = ()10 iii) 77210 = ()16.
- 5. Perform the following subtraction in binary using 1's and 2's complement methods: (199)10 (254)10.

UNIT -II: Concept of Boolean algebra & Gate level Minimization:

1. Reduce the following Boolean expressions.

$$i)AB+A(B+C)+B(B+C)$$

- ii)ABEF+ AB(EF)'+(AB)'EF.
- iii) A'B'+A'BC'+A'BCD+A'BC'D'E.
- 2. Write the Postulates and theorems of Boolean algebra.
- 3. Simplify the following using K-map method in SOP and POS forms. F(A,B,C,D,E) = (0,2,4,6,9,11,13,15,17,21,25,27,29,31).
- 4. Find the complement of the following and show that $F.F_{-}=0$ and $F+F_{-}=1$.
 - i) F=(x+y +z)(x +z)(x+y)
- 5. Express the following function in sum of Minterms and product of Maxterms.
 - i) F(x,y,z) = (xy+z)(y+xz)
- ii) F(x,y,z)=1

GAYATRI VIDYA PARISHAD COLLEGE OF ENGINEERING FOR WOMEN

Solution of the state of the st

Kommadi, Madhurawada, Visakhapatnam - 530 048

(Approved by AICTE, New Delhi, Affiliated to Andhra University, Visakhapatnam)
(Accredited by National Board of Accreditation [NBA] for B.Tech CSE, ECE and IT - valid from 2019-22 and 2022-25)
(ACCREDITED BY NATIONAL BOARD OF ACCREDITATION[NBA] FOR B.TECH EEE VALID FROM 2023-24 TO 2025-2026)

(ACCREDITED BY NATIONAL ASSESSMENT AND ACCREDITATION COUNCIL [NAAC] WITH A GRADE- VALID FROM 2022-27)

(Phone: +91-891-2739144, 2739124, 2719125, 2719127 Email Id: gvpcew@gmail.com , info@gvpcew.ac.in)

UNIT-III: Combinational Logic:

- 1. Design a full adder by using two half adders.
- 2. Explain about decoder circuit and implement the 4×16 decoder by using two 3×8 decoders.
- 3. Design a 4-bit carry look ahead adder circuit.
- 4. Design a combinational circuit for a 2-bit magnitude comparator.
- 5. Obtain the simplified expression in sum of products and product of sums form using K-map method. F(A,B,C,D,E)=_(0,1,4,5,9,16,17,21,25,29)

UNIT- IV: Synchronous Sequential Logic:

- 1. What is a flip-flop? Design the basic flip-flop using NOR gates and explain.
- 2. What is an excitation table? Write the excitation tables for JK and T flip-flops.
- 3. Draw a neat circuit diagram of positive edge triggered D flip-flop and explain its operation.
 - 4. Distinguish between combinational logic and sequential logic.
 - 5. Draw a neat circuit diagram of a negative edge triggered JK flip-flop and explain its operation.

UNIT -V: Registers and Counters:

- 1. Write the differences between synchronous and Asynchronous Counters.
- 2. Explain the operation of the 4-bit asynchronous counter.
- 3. Explain the working of a 4-bit register which uses parallel load with a logic diagram;
 - 4. Design a 4-bit ripple counter using T-flip-flop. Explain using wave forms
 - 5. Draw and explain 4-bit universal shift register.