UNIT – II

CONCEPT OF BOOLEAN ALGEBRA

2.1 Introduction:

Binary logic deals with variables that assume discrete values and with operators that assume logical meaning. While each logical element or condition must always have a logic value of either "0" or "1", we also need to have ways to combine different logical signals or conditions to provide a logical result.

For example, consider the logical statement: "If I move the switch on the wall up, the light will turn on." At first glance, this seems to be a correct statement. However, if we look at a few other factors, we realize that there's more to it than this. In this example, a more complete statement would be: "If I move the switch on the wall up and the light bulb is good and the power is on, the light will turn on."

If we look at these two statements as logical expressions and use logical terminology, we can reduce the first statement to:

$$Light = Switch$$

This means nothing more than that the light will follow the action of the switch, so that when the switch is up/on/true/1 the light will also be on/true/1. Conversely, if the switch is down/off/false/0 the light will also be off/false/0.

Looking at the second version of the statement, we have a slightly more complex expression:

When we deal with logical circuits (as in computers), we not only need to deal with logical functions; we also need some special symbols to denote these functions in a logical diagram. There are three fundamental logical operations, from which all other functions, no matter how complex, can be derived. These functions are named and, or, and not. Each of these has a specific symbol and a clearly-defined behavior.

AND:

The AND operation is represented by a dot (.) or by the absence of an operator. E.g. $x \cdot y=z$ are all read as x AND y=z. the logical operation AND is interpreted to mean that z=1 if and only if x=1 and y=1 otherwise z=0

OR:

The operation is represented by a + sign for example, x+y=z is interpreted as x OR y=z meaning that z=1 if x=1 or y=1 or if both x=1 and y=1. If both x and y are 0, then z=0

NOT:

This operation is represented by a bar or a prime. For example x'=x=z is interpreted as NOT x=z meaning that z is what x is not.

It should be noted that although the AND and the OR operation have some similarity with the multiplication and addition respectively in binary arithmetic, however one should note that an arithmetic variable may consist of many digits. A binary logic variable is always 0 or 1.

2.2 Basic Gates:

The basic building blocks of a computer are called logical gates or just gates. Gates are basic circuits that have at least one (and usually more) input and exactly one output. Input and output values are the logical values true and false. In computer architecture it is common to use 0 for false and 1 for true. Gates have no memory. The value of the output depends only on the current value of the inputs. A useful way of describing the relationship between the inputs of gates and their output is the truth table. In a truth table, the value of each output is tabulated for every possible combination of the input values.

We usually consider three basic kinds of gates, and-gates, or-gates, and not-gates (or inverters).

2.2.1 The AND Gate:

The AND gate implements the AND function. With the gate shown to the left, both inputs must have logic 1 signals applied to them in order for the output to be logic 1. With either input at logic 0, the output will be held to logic 0.

$$x \longrightarrow F \qquad F = x \cdot y$$

The truth table for an and-gate with two inputs looks like this:

There is no limit to the number of inputs that may be applied to an AND function, so there is no functional limit to the number of inputs an AND gate may have. However, for practical reasons, commercial AND gates are most commonly manufactured with 2, 3, or 4 inputs. A standard Integrated Circuit (IC) package contains 14 or 16 pins, for practical size and handling. A standard 14-pin package can contain four 2-input gates, three 3-input gates, or two 4input gates, and still have room for two pins for power supply connections.

2.2.2 The OR Gate:

The OR gate is sort of the reverse of the AND gate. The OR function, like its verbal counterpart, allows the output to be true (logic 1) if any one or more of its inputs are true. Verbally, we might say, "If it is raining OR if I turn on the sprinkler, the lawn will be wet." Note that the lawn will still be wet if the sprinkler is on and it is also raining. This is correctly reflected by the basic OR function.

In symbols, the OR function is designated with a plus sign (+). In logical diagrams, the symbol below designates the OR gate.



The truth table for an or-gate with two inputs looks like this:

As with the AND function, the OR function can have any number of inputs. However, practical commercial OR gates are mostly limited to 2, 3, and 4 inputs, as with AND gates.

2.2.3 The NOT Gate, or Inverter:

The inverter is a little different from AND and OR gates in that it always has exactly one input as well as one output. Whatever logical state is applied to the input, the opposite state will appear at the output.



The truth table for an inverter looks like this:

The NOT function, as it is called, is necessary in many applications and highly useful in others. A practical verbal application might be:

In the inverter symbol, the triangle actually denotes only an amplifier, which in digital terms means that it "cleans up" the signal but does not change its logical sense. It is the circle at the output which denotes the logical inversion. The circle could have been placed at the input instead, and the logical meaning would still be the same.

2.2.4 The NAND Gate:

The NAND-gate is an and-gate with an inverter on the output. So instead of drawing several gates, we draw a single and-gate with a little ring on the output like this:

$$x$$
 y
 $F = (xy)'$

The nand-gate, like the and-gate can take an arbitrary number of inputs.

The truth table for the nand-gate is like the one for the and-gate, except that all output values have been inverted:

The truth table clearly shows that the NAND operation is the complement of the AND gate.

2.2.5 The NOR-Gate:

The nor-gate is an or-gate with an inverter on the output. So instead of drawing several gates, we draw a single and-gate with a little ring on the output like this:

$$x$$
 y
 $F = (x + y)'$

The nor-gate, like the or-gate can take an arbitrary number of inputs. The truth table for the nor-gate is like the one for the or-gate, except that all output values have been inverted:

2.2.6 The Exclusive-OR-Gate:

The exclusive-or-gate is similar to an or-gate. It can have an arbitrary number of inputs, and its output value is 1 if and only if exactly one input is 1 (and thus the others 0). Otherwise, the output is 0. We draw an exclusive-or-gate like this:

$$\begin{array}{ccc}
x & & \\
y & & \\
\end{array}$$

$$F = xy' + x'y \\
= x \oplus y$$

The truth table for an exclusive-or-gate with two inputs looks like this:

2.2.7 The Exclusive-NOR-Gate:

The exclusive-Nor-gate is similar to an N or-gate. It can have an arbitrary number of inputs, and its output value is 1 if and only if the two inputs are of the same values (1 and 1 or 0 and 0). Otherwise, the output is 0. We draw an exclusive-Nor-gate like this:

$$\begin{array}{ccc}
x & & & \\
y & & & \\
\end{array}$$

$$F = xy + x'y' \\
= (x \oplus y)'$$

The truth table for an exclusive-nor-gate with two inputs looks like this:

2.3 Boolean algebra:

One of the primary requirements when dealing with digital circuits is to find ways to make them as simple as possible. This constantly requires that complex logical expressions be reduced to simpler expressions that nevertheless produce the same results under all possible conditions. The simpler expression can then be implemented with a smaller, simpler circuit, which in turn saves the price of the unnecessary gates, reduces the number of gates needed, and reduces the power and the amount of space required by those gates.

One tool to reduce logical expressions is the mathematics of logical expressions, introduced by George Boole in 1854 and known today as Boolean algebra. The rules of Boolean algebra are simple and straight-forward, and can be applied to any logical expression. The resulting reduced expression can then be readily tested with a Truth Table, to verify that the reduction was valid.

Boolean algebra is an algebraic structure defined on a set of elements B, together with two binary operators (+, .) provided the following postulates are satisfied.

- 1. Closure with respect to operator '+' and Closure with respect to operator '.'
- 2(a) An identity element with respect to + designated by 0: X+0=0+X=X
- 2(b) An identity element with respect to .designated by 1: X.1=1.X=X
- 3(a) Commutative with respect to +: X=Y=Y+X
- 3(b) Commutative with respect to .: X.Y=Y.X
- 4(a) .distributive over $+: X \cdot (Y+Z)=X.Y+X.Z$
- 4(b) + distributive Over. X+(Y.Z) = (X+Y).(X+Z)
- 5. For every element x belonging to B, there exist an element x' or x called the complement of x such that $x \cdot x' = 0$ and x + x' = 1

6. There exists at least two elements x, y belonging to B such that $x\neq y$

The two valued Boolean algebra is defined on a set $B = \{0, 1\}$ with two binary operators '+' and '.'.

X	у	x.y	X	Y	x+y
0	0	0	0	0	0
0	1	0	0	1	1
1	0	0	1	0	1
1	1	1	1	1	1

X	\mathbf{x}^{1}
0	1
1	0

Closure: from the tables, the result of each operation is either 0 or 1 and 1, 0 belongs to B

Identity: From the truth table we see that 0 is the identity element for '+' and 1 is the identity element for '.'.

Commutative law is obvious from the symmetry of binary operators table.

Distributive Law. $(y + z) = x \cdot y + x \cdot z$

X	У	Z	y+z	$x \cdot (y+z)$	х .у	x .z	x.y+x.z
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

Distributive law of '+' over '.' can be shown as in the truth table above.

From the *complement* table we can see that x+x'=1 i.e. 1+0=1 and x. x'=0 i.e. 1.0=0

2.3.1 Principle of duality of Boolean algebra:

The principle of duality state that every algebraic expression which can be deduced from the postulates of Boolean algebra remains valid if the operators and the identity elements are interchanged. This mean that the dual of an expression is obtained changing every AND (.) to OR (+), every OR (+) to AND (.) and all 1's to 0's and vice-versa.

2.3.2 Laws of Boolean algebra:

Postulate 2:

(a)
$$0 + A = A$$
 (b) $1. A = A$

Postulate 5:

(a)
$$A + A' = 1$$
 (b) $A \cdot A' = 0$

Theorem1: Identity Law

(a)
$$A + A = A$$
 (b) $A \cdot A = A$

Theorem2

(a)
$$1 + A = 1$$
 (b) $0 \cdot A = 0$

Theorem3: involution

$$A''=A$$

Postulate 3: Commutative Law

(a)
$$A + B = B + A$$
 (b) $A \cdot B = B \cdot A$

Theorem4: Associate Law

(a)
$$(A + B) + C = A + (B + C)$$
 (b) $(A B) C = A (B C)$

Postulate4: Distributive Law

(a)
$$A (B + C) = A B + A C$$
 (b) $A + (B C) = (A + B) (A + C)$

Theorem5: De Morgan's Theorem

(a)
$$(A+B)'=A'B'$$
 (b) $(AB)'=A'+B'$

Theorem6: Absorption

(a)
$$A + A B = A$$
 (b) $A (A + B) = A$

Prove Theorem 1: (a)

$$X+X=X$$

$$x+x=(X+X).1$$
 by postulate 2b

$$=(x+x)(x+x')$$
 5a

$$=_X+_{XX}'$$
 4b

$$=x+0$$
 5b

$$=_{\mathbf{X}}$$
 2a

Prove Theorem 1: (b)

$$X.X=X$$

$$xx = (X.X) + 0$$
 by postulate 2a

$$=x.x+x.x'$$
 5b

$$=_{\mathbf{X}}(\mathbf{x}+\mathbf{x'})$$
 4a

$$=x.1$$
 5a

$$=_{\mathbf{X}}$$
 2b

Prove Theorem 2: (a)

$$X+1=X$$

x+1=1. (X+1) by postulate 2b

$$(x+x')=(x+1)$$
 5a

$$=_{X}+_{X}'.1$$
 4b

$$=x+x'$$
 2b

$$=1$$
 5a

Prove Theorem 2: (b)

$$X.0 = 0$$

x.0=0+(X.0) by postulate 2a

$$(x.x') = (x.0)$$
 5b

$$=x.x'+0$$
 4a

$$=x.x'$$
 2a

Prove Theorem 6: (a)

$$X+xy=X$$

x+xy=x.1+xy by postulate 2b

$$=_{\rm X} (1+y)$$
 4b

$$=x(y+1)$$
 3a

$$=x.1$$
 2b

$$=x$$
 2b

Prove Theorem 6: (b)

$$X(x+y) = X$$

$$X(x+y) = (x+0). (x+y)$$
 by postulate 2a

$$=x+0.y$$
 4a

$$=_{X} + 0$$
 2a

$$=_{\mathbf{X}}$$
 2a

Using the laws given above, complicated expressions can be simplified.

2.4 Boolean functions:


Operations of binary variables can be described by mean of appropriate mathematical function called Boolean function. A Boolean function defines a mapping from a set of binary input values into a set of output values. A Boolean function is formed with binary variables, the binary operators AND and OR and the unary operator NOT.

For example, a Boolean function $f(x_1,x_2,x_3,....,x_n) = y$ defines a mapping from an arbitrary combination of binary input values $(x_1,x_2,x_3,....,x_n)$ into a binary value y. a binary function with n input variable can operate on 2n distinct values. Any such function can be described by using a truth table consisting of 2n rows and n columns. The content of this table are the values produced by that function when applied to all the possible combination of the n input variable.

The function f, representing x.y, that is f(x, y) = xy. Which mean that f=1 if x=1 and y=1 and f=0 otherwise.

For each rows of the table, there is a value of the function equal to 1 or 0. The function f is equal to the sum of all rows that gives a value of 1.

A Boolean function may be transformed from an algebraic expression into a logic diagram composed of AND, OR and NOT gate. When a Boolean function is implemented with logic gates, each literal in the function designates an input to a gate and each term is implemented with a logic gate. e.g.



2.5 Complement of a function:

The complement of a function F is F' and is obtained from an interchange of 0's to 1's and 1's to 0's in the value of F. The complement of a function may be derived algebraically trough De Morgan's theorem

$$(A+B+C+....)'= A'B'C'....$$

 $(ABC....)'= A'+ B'+C'.....$

The generalized form of de Morgan's theorem state that the complement of function is obtained by interchanging AND and OR and complementing each literal.

$$F = X'YZ' + X'Y'Z'$$

$$F' = (X'YZ' + X'Y'Z')'$$

$$= (X'YZ')'. (X'Y'Z')'$$

$$= (X''+Y'+Z'') (X''+Y''+Z'')$$
$$= (X+Y'+Z) (X+Y+Z)$$

2.6 Canonical form (Minterms and Maxterms):

A binary variable may appear either in its normal form or in its complement form. Consider two binary variables x and y combined with AND operation. Since each variable may appears in either form there are four possible combinations: x'y', x'y, xy', xy. Each of the term represent one distinct area in the Venn diagram and is called minterm or a standard product. With n variable, 2n minterms can be formed.

In a similar fashion, n variables forming an OR term provide 2n possible combinations called maxterms or standard sum. Each maxterm is obtained from an OR term of the n variables, with each variable being primed if the corresponding bit is 1 and un-primed if the corresponding bit is 0. Note that each maxterm is the complement of its corresponding minterm and vice versa.

X	Y	Z	MIN TERM	MAX TERM
0	0	0	$X^1Y^1Z^1$	X+Y+Z
0	0	1	$X^{1}Y^{1}Z$	$X+Y+Z^1$
0	1	0	$X^{1}YZ^{1}$	$X+Y^1+Z$
0	1	1	$X^{1}YZ$	$X+Y^1+Z^1$
1	0	0	XY^1Z^1	X^1+Y+Z
1	0	1	XY^1Z	X^1+Y+Z^1
1	1	0	XYZ^1	X^1+Y^1+Z
1	1	1	XYZ	$X^1+Y^1+Z^1$

A Boolean function may be expressed algebraically from a given truth table by forming a minterm for each combination of variable that produce a 1 and taken the OR of those terms.

Similarly, the same function can be obtained by forming the maxterm for each combination of variable that produces 0 and then taken the AND of those term.

It is sometime convenient to express the boolean function when it is in sum of minterms, in the following notation:

$$F(X, Y, Z) = \sum (1, 4, 5, 6, 7)$$

The summation symbol Σ stands for the ORing of the terms; the numbers following it are the minterms of the function. The letters in the parenthesis following F form list of the variables in the order taken when the minterm is converted to an AND term.

So,
$$F(X,Y,Z) = \sum (1,4,5,6,7) = X'Y'Z + XY'Z' + XY'Z + XYZ' + XYZ'$$

Sometime it is convenient to express a Boolean function in its sum of minterm. If it is not in that case, the expression is expanded into the sum of AND term and if there is any missing variable, it is ANDed with an expression such as x+x' where x is one of the missing variable.

To express a Boolean function as a product of maxterms, it must first be brought into a form of OR terms. This can be done by using distributive law x+xz=(x+y) (x+z). Then if there is any missing variable, say x in each OR term is ORded with xx'.

Example 2.1: Represent F=xy+x'z as a product of maxterm

$$F = (xy + x') (xy+z)$$

$$= (x+x') (y+x') (x+z) (y+z)$$

$$= (y+x') (x+z) (y+z)$$

Adding missing variable in each term

$$(y+x')=x'+y+zz'=(x'+y+z)(x'+y+z')$$

$$(x+z)=x+z+yy'=(x+y+z)(x+y'+z)$$

$$(y+z)=y+z+xx' = (x+y+z)(x'+y+z)$$

$$F = (x+y+z) (x+y'+z) (x'+y+z) (x'+y+z')$$

A convenient way to express this function is as follows:

$$F(x, y, z) = \prod (0, 2, 4, 5)$$

2.7 Standard form:

Another way to express a Boolean function is in standard form. Here the term that form the function may contains one, two or nay number of literals. There are two types of standard form. The sum of product and the product of sum.

The sum of product (SOP) is a Boolean expression containing AND terms called product term of one or more literals each. The sum denotes the ORing of these terms

E.g.
$$F=x+xy'+x'yz$$

The product of sum (POS) is a Boolean expression containing OR terms called SUM terms. Each term may have any number of literals. The product denotes the ANDing of these terms

E.g.
$$F = x(x+y')(x'+y+z)$$

A Boolean function may also be expressed in a non-standard form. In that case, distributive law can be used to remove the parenthesis

A Boolean equation can be reduced to a minimal number of literal by algebraic manipulation. Unfortunately, there are no specific rules to follow that will guarantee the final answer. The only method is to use the theorem and postulate of Boolean algebra and any other manipulation that becomes familiar.

2.7.1 Describing existing circuits using Logic expressions:

To define what a combinatorial circuit does, we can use a logic expression or an expression for short. Such an expression uses the two constants 0 and 1, variables such as x, y, and z (sometimes with suffixes) as names of inputs and outputs, and the operators +, and a horizontal bar or a prime

(which stands for not). As usual, multiplication is considered to have higher priority than addition. Parentheses are used to modify the priority.

If Boolean functions in either Sum of Product or Product of Sum forms can be implemented using 2-Level implementations.


For SOP forms AND gates will be in the first level and a single OR gate will be in the second level.

For POS forms OR gates will be in the first level and a single AND gate will be in the second level.

Note that using inverters to complement input variables is not counted as a level.


Examples 2.3:
$$F = (X'+Y) (Y+XZ')'+X (YZ)'$$

The equation is neither in sum of product nor in product of sum. The implementation is as follow




Example 2.4: $F = X_1X_2'X_3 + X_1'X_2'X_2 + X_1'X_2X_3'$

The equation is in sum of product. The implementation is in 2-Levels. AND gates form the first level and a single OR gate the second level.



Example 2.5: F = (X+1) (Y+0Z)

The equation is neither in sum of product nor in product of sum. The implementation is as follow



GATE LEVEL MINIMIZATION

3.1 Introduction:

The complexity of the digital logic gates that implement a Boolean function is directly related to the complexity of the algebraic expression from which the function is implemented. Although the truth table representation of a function is unique, it can appear in many different forms when expressed algebraically.

3.2 Simplification through algebraic manipulation:


A Boolean equation can be reduced to a minimal number of literal by algebraic manipulation as stated above. Unfortunately, there are no specific rules to follow that will guarantee the final answer. The only methods is to use the theorem and postulate of Boolean algebra and any other manipulation that becomes familiar

3.3 Karnaugh map:

The Karnaugh map also known as Veitch diagram or simply as K map is a two dimensional form of the truth table, drawn in such a way that the simplification of Boolean expression can be immediately be seen from the location of 1's in the map. The map is a diagram made up of squares, each square represent one minterm. Since any Boolean function can be expressed as a sum of minterms, it follows that a Boolean function is recognized graphically in the map from the area enclosed by those squares whose minterms are included in the function.

3.3.1 Two variable K-Map:

A two variable Boolean function can be represented as follows:



3.3.2 Three variable K-Map:

A three variable function can be represented as follows:

m_0	m_1	m_3	m_2
m_4	m ₅	m_7	m_6

\ vz			:	y 	
x	00	01	11	10	
·	m_0	m_1	m_3	m_2	
0	x'y'z'	x'y'z	x'yz	x'yz'	
$x \left\{ 1 \right\}$	xy'z'	m ₅ xy'z	m ₇ xyz	m ₆ xyz'	
	z				

3.3.3 Four variable K-Map:

A four variable Boolean function can be represented in the map below.

m_0	m_1	m_3	m_2
m_4	m_5	m_7	m_6
m_{12}	m_{13}	m ₁₅	m_{14}
m_8	m_9	m_{11}	m_{10}

y	7			y	
wx	00	01	11	10	•
	m_0	m_1	m_3	m_2	
00	w'x'y'z'	w'x'y'z	w'x'yz	w'x'yz'	
					l,
	m_4	m_5	m_7	m_6	
01	w'xy'z'	w'xy'z	w'xyz	w'xyz'	
,					\int_{X}
- 1	m_{12}	m_{13}	m ₁₅	m_{14}	[~
11	wxy'z'	wxy'z	wxyz	wxyz'	
J					
w	m_8	m_9	m_{11}	m_{10}	
10	wx'y'z'	wx'y'z	wx'yz	wx'yz'	
l	m_8 $wx'y'z'$	_			
-	·			,	

To simplify a Boolean function using Karnaugh map, the first step is to plot all ones in the function truth table on the map. The next step is to combine adjacent 1's into a group of one, two, four, eight, and sixteen. The group of minterm should be as large as possible. A single group of four minterm yields a simpler expression than two groups of two minterms.

In a four variable Karnaugh map,

1 variable product term is obtained if 8 adjacent squares are covered.

2 variable product term is obtained if 4 adjacent squares are covered.

3 variable product term is obtained if 2 adjacent squares are covered.

1 variable product term is obtained if 1 square is covered.

A square having a 1 may belong to more than one term in the sum of product expression.

The final stage is reached when each of the group of minterms are ORed together to form the simplified sum of product expression.

The Karnaugh map is not a square or rectangle as it may appear in the diagram. The top edge is adjacent to the bottom edge and the left hand edge adjacent to the right hand edge. Consequent, two squares in Karnaugh map are said to be adjacent if they differ by only one variable.

3.4 Implicants:

In Boolean logic, an implicant is a "covering" (sum term or product term) of one or more minterms in a sum of products (or maxterms in a product of sums) of a boolean function. Formally, a product term P in a sum of products is an implicant of the Boolean function F if P implies F. More precisely:

P implies F (and thus is an implicant of F) if F also takes the value 1 whenever P equals 1.


Where


- F is a Boolean of n variables.
- P is a product term

This means that $P \le F$ with respect to the natural ordering of the Boolean space. For instance, the function f(x,y,z,w) = xy + yz + w is implied by xy, by xyz, by xyzw, by w and many others; these are the implicants of f.

3.4.1 Prime and Essential prime implicants:

A prime implicant of a function is an implicant that cannot be covered by a more general (more reduced - meaning with fewer literals) implicant. W.V. Quine defined a prime implicant of F to be an implicant that is minimal - that is, if the removal of any literal from P results in a non-implicant for F. Essential prime implicants are prime implicants that cover an output of the function that no combination of other prime implicants is able to cover.





In simplifying a Boolean function using Karnaugh map, non-essential prime implicant are not needed.

3.5 Minimization of Boolean expressions using Karnaugh maps:

Example3.4: Given the following truth table for the majority function.

a	b	С	M
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

The Boolean algebraic expression is

$$M = a'bc + ab'c + abc' + abc.$$

The minimization using algebraic manipulation can be done as follows.

$$M = a'bc + abc + ab'c + abc + abc' + abc$$

= $(a' + a) bc + a (b' + b) c + ab (c' + c)$
= $bc + ac + ab$


The abc term was replicated and combined with the other terms.

To use a Karnaugh map we draw the following map which has a position (square) corresponding to each of the 8 possible combinations of the 3 Boolean variables. The upper left position corresponds to the 000 row of the truth table, the lower right position corresponds to 101.

			a		
ab	00	01	11	10	
c o			1		
0					
c 1		1	1	1	
		b			

The 1s are in the same places as they were in the original truth table. The 1 in the first row is at position 110 (a = 1, b = 1, c = 0).

The minimization is done by drawing circles around sets of adjacent 1s. Adjacency is horizontal, vertical, or both. The circles must always contain 2ⁿ 1s where n is an integer.



We have circled two 1s. The fact that the circle spans the two possible values of a (0 and 1) means that the a term is eliminated from the Boolean expression corresponding to this circle.

Now we have drawn circles around all the 1s. Thus the expression reduces to bc + ac + ab as we saw before.

What is happening? What does adjacency and grouping the 1s together have to do with minimization? Notice that the 1 at position 111 was used by all 3 circles. This 1 corresponds to the abc term that was replicated in the original algebraic minimization. Adjacency of 2 1s means that the terms corresponding to those 1s differ in one variable only. In one case that variable is negated and in the other it is not.

The map is easier than algebraic minimization because we just have to recognize patterns of 1s in the map instead of using the algebraic manipulations. Adjacency also applies to the edges of the map.

For 4 Boolean variables, the Karnaugh map is drawn as shown below.


Example 3.5: The following corresponds to the Boolean expression

$$Q = A'BC'D + A'BCD + ABC'D' + ABC'D + ABCD + ABCD' + AB'CD'$$

RULE: Minimization is achieved by drawing the smallest possible number of circles, each containing the largest possible number of 1s.

					A	
CI	АВ	00	01	11	10	
	00			1		
	01		1	1		D
С	01		1	1	1	
-	01			1	1	'
		-		_		'

Grouping the 1s together results in the following.




The expression for the groupings above is


$$Q = BD + AC + AB$$

This expression requires 3 2-input AND gates and 1 3-input OR gate.


Example 3.6: F=A'B+AB




Example 3.7: F=A'B'C'+A'B'C+A'BC'+ABC'+ABC



Example 3.8: F=AB+A'BC'D+A'BCD+AB'C'D'




Example 3.9: F=A'B'C'D'+AB'C'D'+A'BC'D+ABC'D+A'BCD+ABCD



3.6 Obtaining a Simplified product of sum using Karnaugh map:

The simplification of the product of sum follows the same rule as the product of sum. However, adjacent cells to be combined are the cells containing 0. In this approach, the obtained simplified function is F'. Since F is represented by the square marked with 1, the function F can be obtained in product of sum by applying de Morgan's rule on F'.

F=A'B'C'D'+A'BC'D'+AB'C'D'+A'BC'D+A'B'CD'+A'BCD'+AB'CD'



The obtained simplified F'=AB+CD+BD'. Since F"=F, By applying de Morgan's rule to F', we obtain F'' = (AB+CD+BD')'

= (A'+B')(C'+D')(B'+D) which is he simplified F in product of sum.


3.7 Don't Care conditions:

Sometimes we do not care whether a 1 or 0 occurs for a certain set of inputs. It may be that those inputs will never occur so it makes no difference what the output is. For example, we might have a BCD (binary coded decimal) code which consists of 4 bits to encode the digits 0 (0000) through 9 (1001). The remaining codes (1010 through 1111) are not used. If we had a truth table for the prime numbers 0 through 9, it would be

Α	В	С	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	X
1	0	1	1	X X
1	1	0	0	X
1	1	0	1	X X
1	1	1	0	X
1	1	1	1	X

F=A'B'CD'+A'B'CD+A'BC'D+A'BCD

The 'X' in the above stand for "don't care", we don't care whether a 1 or 0 is the value for that combination of inputs because (in this case) the inputs will never occur.



3.8 Implementing logical circuit using NAND and NOR gates only:

In addition to AND, OR, and NOT gates, other logic gates like NAND and NOR are also used in the design of digital circuits. The NAND gate represents the complement of the AND operation. Its name is an abbreviation of NOT AND. The graphic symbol for the NAND gate

consists of an AND symbol with a bubble on the output, denoting that a complement operation is performed on the output of the AND gate as shown earlier.

The NOR gate represents the complement of the OR operation. Its name is an abbreviation of NOT OR. The graphic symbol for the NOR gate consists of an OR symbol with a bubble on the output, denoting that a complement operation is performed on the output of the OR gate as shown earlier.

A universal gate is a gate which can implement any Boolean function without need to use any other gate type. The NAND and NOR gates are universal gates. In practice, this is advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families. In fact, an AND gate is typically implemented as a NAND gate followed by an inverter not the other way around.

Likewise, an OR gate is typically implemented as a NOR gate followed by an inverter not the other way around.


3.8.1 NAND Gate is a Universal Gate:

To prove that any Boolean function can be implemented using only NAND gates, we will show that the AND, OR, and NOT operations can be performed using only these gates. A universal gate is a gate which can implement any Boolean function without need to use any other gate type.

Implementing an Inverter Using only NAND Gate:

The figure shows two ways in which a NAND gate can be used as an inverter (NOT gate).

1. All NAND input pins connect to the input signal A gives an output A'.




2. One NAND input pin is connected to the input signal A while all other input pins are connected to logic 1. The output will be A'.

Implementing AND Using only NAND Gates:

An AND gate can be replaced by NAND gates as shown in the figure (The AND is replaced by a NAND gate with its output complemented by a NAND gate inverter).

Implementing OR Using only NAND Gates:

An OR gate can be replaced by NAND gates as shown in the figure (The OR gate is replaced by a NAND gate with all its inputs complemented by NAND gate inverters).



Thus, the NAND gate is a universal gate since it can implement the AND, OR and NOT functions.

3.8.2 NOR Gate is a Universal Gate:

To prove that any Boolean function can be implemented using only NOR gates, we will show that the AND, OR, and NOT operations can be performed using only these gates.

Implementing an Inverter Using only NOR Gate:

The figure shows two ways in which a NOR gate can be used as an inverter (NOT gate).

1. All NOR input pins connect to the input signal A gives an output A'.

2. One NOR input pin is connected to the input signal A while all other input pins are connected to logic 0. The output will be A'.

Implementing OR Using only NOR Gates:

An OR gate can be replaced by NOR gates as shown in the figure (The OR is replaced by a NOR gate with its output complemented by a NOR gate inverter)

Implementing AND Using only NOR Gates:

An AND gate can be replaced by NOR gates as shown in the figure (The AND gate is replaced by a NOR gate with all its inputs complemented by NOR gate inverters).


Thus, the NOR gate is a universal gate since it can implement the AND, OR and NOT functions.

3.8.3 Equivalent Gates:

The shown figure summarizes important cases of gate equivalence. Note that bubbles indicate a complement operation (inverter).

A NAND gate is equivalent to an inverted-input OR gate.

An AND gate is equivalent to an inverted-input NOR gate.



A NOR gate is equivalent to an inverted-input AND gate.

An OR gate is equivalent to an inverted-input NAND gate.

Two NOT gates in series are same as a buffer because they cancel each other as A"=A.

3.9 Two-Level Implementations:

We have seen before that Boolean functions in either SOP or POS forms can be implemented using 2-Level implementations.

For SOP forms AND gates will be in the first level and a single OR gate will be in the second level.

For POS forms OR gates will be in the first level and a single AND gate will be in the second level.


Note that using inverters to complement input variables is not counted as a level.

To implement a function using NAND gates only, it must first be simplified to a sum of product and to implement a function using NOR gates only, it must first be simplified to a product of sum. We will show that SOP forms can be implemented using only NAND gates, while POS forms can be implemented using only NOR gates through examples.


Example 1: Implement the following SOP function using NAND gate only

$$F = XZ + Y'Z + X'YZ$$


Being an SOP expression, it is implemented in 2-levels as shown in the figure.



Introducing two successive inverters at the inputs of the OR gate results in the shown equivalent implementation. Since two successive inverters on the same line will not have an overall effect on the logic as it is shown before.




By associating one of the inverters with the output of the first level AND gate and the other with the input of the OR gate, it is clear that this implementation is reducible to 2-level implementation where both levels are NAND gates as shown in Figure.




Example 2: Implement the following POS function using NOR gates only

$$F = (X+Z) (Y'+Z) (X'+Y+Z)$$

Being a POS expression, it is implemented in 2-levels as shown in the figure.



Introducing two successive inverters at the inputs of the AND gate results in the shown equivalent implementation. Since two successive inverters on the same line will not have an overall effect on the logic as it is shown before.



By associating one of the inverters with the output of the first level OR gates and the other with the input of the AND gate, it is clear that this implementation is reducible to 2-level implementation where both levels are NOR gates as shown in Figure.

