

inspired by: [CPU Introspection: Intel Load Port Snooping]





observe instructions executed





observe instructions executed







observe instructions executed

> observe http interactions







observe instructions executed

> observe http interactions









observe instructions executed

> observe http interactions

observe network packets









observe instructions executed

> observe http interactions

observe network packets











observe instructions executed

> observe http interactions

observe network packets

> observe CPU micro-arch











observe instructions executed

> observe http interactions

observe network packets

> observe CPU micro-arch












Modern CPUs



add qword ptr [rax], rbx \Rightarrow Reg_A, Reg_B, Load_A, Add, Store_A






Modern CPUs are: broken



Meltdown, Spectre, Foreshadow, MDS, ...





Modern CPUs are: undocumented



What do CPUs do:

- during speculation
- during out of order execution
- during microcode assists
- during faulting operations
- during *normal execution*




Modern CPUs are: undocumented



What do CPUs do:


- during speculation
- during out of order execution
- during microcode assists
- during faulting operations
- during normal execution





Modern CPUs may improve





Lack of precise CPU introspection utilities



Modern CPUs may improve



How to find CPU vulnerabilities?

How to understand inner CPU behavior?



Modern CPUs may improve




How to find CPU vulnerabilities?

How to understand inner CPU behavior?

Let's leverage CPU vulnerabilities!











- Cause a fault during a memory load which requires a microcode assist
- New data will not be loaded, so the previous value that was filled in the LFB entry (or in the load port) remains unchanged
- Access the data transiently and leak it through a side channel
- 1. char array[256 * 4096]
- 3. X = *(char *)(ptr)
- 4. tmp = array[X * 4096]

- handle SIGSEGV
- flush all array cache lines 2. for(i = 0; i < 256; i++) measureTime(array[i*4096])
 - The index with fastest access corresponds to X





So we are able to leak stale data recently transferred in the CPU by sibling threads

⇒ We can observe any data is passing through the CPU





So we are able to leak stale data recently transferred in the CPU by sibling threads

- ⇒ We can observe any data is passing through the CPU
- any data





So we are able to leak stale data recently transferred in the CPU by sibling threads

- ⇒ We can observe any data is passing through the CPU
- any data
 - data loaded speculatively





So we are able to leak stale data recently transferred in the CPU by sibling threads

- ⇒ We can observe any data is passing through the CPU
- any data
 - data loaded speculatively
 - data loaded by microcode assists





So we are able to leak stale data recently transferred in the CPU by sibling threads

⇒ We can observe *any data* is passing through the CPU

any data

- data loaded speculatively
- data loaded by microcode assists
- data loaded by faulting instructions






So we are able to leak stale data recently transferred in the CPU by sibling threads

⇒ We can observe any data is passing through the CPU

any data

- data loaded speculatively
- data loaded by microcode assists
- data loaded by faulting instructions







So we are able to leak stale data recently transferred in the CPU by sibling threads

⇒ We can observe any data is passing through the CPU

any data

- data loaded speculatively
- data loaded by microcode assists
- data loaded by faulting instructions

WHAT: 🗸

WHEN: X



Timing inference



We leak the data we are interested in:

⇒ We know what data the CPU is actually using, but still not its order

0xbd09
0x4143
0xf178
0xe4e7
0x4036

0xe4e7
0x4143
0xbd09
0x4036
0xf178

0xbd09 0x4036 0xf178 0xe4e7 0x4143



Timing inference



We leak the data we are interested in:

⇒ We know what data the CPU is actually using, but still not its order

0xbd09 0x4143 0xf178 0xe4e7 0x4036 0xe4e7 0x4143 0xbd09 0x4036 0xf178

0xbd09 0x4036 0xf178 0xe4e7 0x4143

Use statistics!





Monitoring core

Victim Core





Monitoring core

setup attack

Victim Core





Monitoring core

setup attack



Victim Core

2. execute actions

uop...

uop...

uop...

uop...

uop...





Monitoring core

- setup attack
- 2. wait *i* clock cycles

START

Victim Core

2. execute actions

uop...

uop...

uop...

uop...

uop...





Monitoring core

- setup attack
- 2. wait i clock cycles
- i. mds attack



Victim Core

2. execute actions

uop...

uop...

uop...

uop...

uop...





Monitoring core

- setup attack
- 2. wait i clock cycles
- i. mds attack

restart

START

2. execute actions

uop...

Victim Core

uop...


uop...

uop...

restart








leaks: (i: 100, 0x1337)








leaks: (i: 100, 0x1337) (i: 71, 0xcafe)








leaks: (i: 100, 0x1337) (i: 71, 0xcafe) (i: 28, 0x1234)



Core synchronization






leaks: (i: 100, 0x1337) (i: 71, 0xcafe) (i: 28, 0x1234) (i: 116, 0x1337)



Core synchronization






leaks: (i: 100, 0x1337) (i: 71, 0xcafe) (i: 28, 0x1234) (i: 116, 0x1337) (i: 35, 0x1234)



Core synchronization










```
(i: 30, 0x1234)
leaks: (i: 100, 0x1337)
                                       (i: 70, 0xcafe)
     (i: 71, 0xcafe)
                       (i: 104, 0x1337)
                                     (i: 38, 0x1234)
     (i: 28, 0x1234) (i: 116, 0x1337)
                                      (i: 68, 0xcafe)
     (i: 116, 0x1337) (i: 71, 0xcafe) (i: 35, 0x1234)
     (i: 35, 0x1234) (i: 68, 0xcafe)
                                           (i: 65, 0xcafe)
     (i: 104, 0x1337) (i: 35, 0x1234)
                                      (i: 98, 0x1337)
     (i: 68, 0xcafe)
                     (i: 28, 0x1234)
                                        (i: 71, 0xcafe)
                  (i: 38, 0x1234)
     (i: 38, 0x1234)
                                      (i: 28, 0x1234)
     (i: 98, 0x1337)
                     (i: 105, 0x1337) (i: 109, 0x1337)
     (i: 40, 0x1234)
                  (i: 40, 0x1234)
                                     (i: 116, 0x1337)
     (i: 105, 0x1337) (i: 121, 0x1337) (i: 40, 0x1234)
     (i: 70, 0xcafe)
                  (i: 98, 0x1337) (i: 100, 0x1337)
     (i: 68, 0xcafe) (i: 100, 0x1337) (i: 30, 0x1234)
     (i: 121, 0x1337) (i: 68, 0xcafe) (i: 121, 0x1337)
     (i: 30, 0x1234)
                  (i: 70, 0xcafe) (i: 104, 0x1337)...
```












0x1337

0xcafe








0x1337


0xcafe

0x1234









- 0x1337
- 0xcafe
- 0x1234



And now what?



We can precisely sequence what do load ports contain:

- during speculation
- during out of order execution
- during microcode assists
- during faulting operations

WHAT :
WHEN:





And now what?



We can precisely sequence what do load ports contain:

- during speculation
- during out of order execution
- during microcode assists
- during faulting operations

WHAT:

WHEN: 🗸



Let's see some examples!



Spectre attack






The CPU executes predicted instructions transiently

- ⇒ There is a small window of instructions that shouldn't be executed, due to misprediction
 - CPU may execute unexpected instructions on unexpected data

```
for (i = 0; i < len(array); i++) {
   y += array[i]; // 0xaaaa
```






Spectre attack









CPU Reordering



The CPU may reorder instructions that are not ready to execute


```
    a = uncached_address[0];// 0x1111
    b = cached_address[0]; // 0x2222
    c = cached_address[1]; // 0x3333
```

Line 2 and 3 may execute before line 1



CPU Reordering







Processor Faults





CPU exceptions are enforced lazily:

⇒ After a faulty instruction, there is a small window of instructions that are still executed

```
1. a = *(NULL);
2. b = array[0];
3. c = array[1];
```

operation #n

exception

data dependency

operation #n+2

architectural

transient execution

time

Even if instruction 1 generates a fault, instructions 2 and 3 are still executed transiently



Processor Faults










Microcode Assists



There are different cases where the CPU automatically dispatches additional micro operations to be executed to deal with complex situations.

e.g. Page Table Updates:

a = *never_accessed_page;




⇒ the Page Table must be updated to set the accessed bit:



Microcode Assists







Thank you!



Questions?