
## REPORT HW3


Odev icin hazirladigim instruction ve görevleri tablosu:

```
| 1001111 | 0000 | Re | Imm | 16/10 | 1011 | 10000 | Re | Imm | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1011 | 1
```

```
ac 6 4
  (100000 Rs RL ) offset 1
  RC1+1 - 924'60, M(RC1: ) + Zero In ) (7:0) }
# 56 3 M (2005 ] + Signex (17:0) = R(1+) (7:0)
 [101000 | Rs | R + | offer ] -> St Rt. offset(Rs)
  m 9 LRs 1 + [ Is ] 16 | LIIs .. 0 13 + RC++17.0
  PC + PC +4
# 6 # 21
 100001 1 RS 12+ (OF set) -> (h Rt, offset (Rs)
   REAT = 516'60, MEREIST + ZENOE ](16:0)3
    rce pc+4
# Chu # 25
 LIONIOI 1 RS | R& 1 POFFEET 1.
  PC+1= 9 16'60, MCRSrs7+ SYRE J (15:0)3
PC+PC+4
   sh # 23 <
  [101001 | RJ | R+ | of Sees]
   M [ RC 3 ] + SIME J (15:0) = RC + 1 (15:0)
```

Asagidaki 2 gorsel sw ve lw icin datapath hareketleri ve sinyal değerlerini gösteriyor. Ben de bu değerlere ve yapiya gore ödevimi yaptim. Genellikle yaptigim işlemler opcode'a gore kontrol işlemleridir. Asagidaki yapiyi oluşturdum ve bu yapilari structuarl bir sekilde yazdım. ALU yerine 32BitAdder kullandim.





Bu değerleri ControlUnit'imde kullandim, gerekli sinyalleri bulabilmek icin.

dui 1	wi	lw	lbu	1 (hu	SW	56	sh	16	14	
ALUre	1	1	7	1	1	1	1	1	11	
Regast	0	0	0	0	×	X	X	0	0	
menunie	0	0	0	0	1	11	1	10	10	1
Mer Read	0	1	1	1	0	10	0	11	11	1
memtoReg	0	1	1	1	X	X	X	11	11	1
regurite	7	1	1	1	10	10	10	11	11	1

Data Memery ve Register unitlerinde sorunlar vardir.

## Mips32 icin yazdigim testbench sonuclaridir:

```
VSIM 5> step -current
 instruction = 00111100000010000000000000000101
# rs = 00000, opcode = 001111, rt = 01000, immediate = 000000000000101
# ALUSrc = 1, RegWrite = 1, MemRead = 0, MemWrite = 0, RegDst = 0, MemtoReg = 0, opcode = 1111
rtContent = 000000000000010100000000000000000, MemRead = 0, MemWrite = 0
 # result = 0000000000000101000000000000000
# instruction = 100011010011000000000000000000101
 rs = 01001, opcode = 100011, rt = 10000, immediate = 000000000000101
 ALUSrc = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, RegDst = 0, MemtoReg = 1, opcode = 0011
# writeData = 000000000000000000000000001011, address = 000000000000000000000011110101
# memoryReadData = 0000000000000000000000010101, MemtoReg = 1
# instruction = 10101101010100010000000000000101
 rs = 01010, opcode = 101011, rt = 10001, immediate = 00000000000101
ALUSrc = 1, RegWrite = 0, MemRead = 0, MemWrite = 1, RegDst = x, MemtoReg = x, opcode = 1011
readD1 = 0000000000000000000000111100000000, readD2 = 0000000000000000000000010001, writeD = 00000000000000000xxxx000x0x0x
 readR1 = 01010, readR2 = 10001, writeReg = xxxxx, regWrS = 0
 memoryReadData = 0000000000000000000000000000000101, address = 0000000000000000000111100000101
| rtContent = 000000000000000000000000001, MemRead = 0, MemWrite = 1
 writeData = 0000000000000000000000xxxx000x0x, address = 0000000000000000000111100000101
 memoryReadData = 00000000000000000000000000010101. MemtoReg = x
 result = 000000000000000000000xxx0000x0x0x
instruction = 10010001011100100000000000000101
# rs = 01011, opcode = 100100, rt = 10010, immediate = 0000000000000101
# ALUSrc = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, RegDst = 0, MemtoReg = 1, opcode = 0100
memoryReadData = 000000000000000000000000000xxxxxxxx, MemtoReg = 1
# result = 0000000000000000000000000000xxxxxxx
```

```
# instruction = 10000001100100110000000000000101
# rs = 01100, opcode = 100000, rt = 10011, immediate = 0000000000000101
# ALUSrc = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, RegDst = 0, MemtoReg = 1, opcode = 0000
# readR1 = 01100, readR2 = 10011, writeReg = 10011, regWrS = 1
# rtContent = 000000000000000000000000000000101, MemRead = 1, MemWrite = 0
memoryReadData = 000000000000000000000000000101, MemtoReg = 1
# instruction = 101000011011010000000000000000101
rs = 01101, opcode = 101000, rt = 10100, immediate = 0000000000000101
# ALUSrc = 1, RegWrite = 0, MemRead = 0, MemWrite = 1, RegDst = x, MemtoReg = x, opcode = 1000
# readR1 = 01101, readR2 = 10100, writeReg = xxxxx, regWrS = 0
memoryReadData = 000000000000000000000000000011, MemtoReg = x
```

```
instruction = 10100111000101110000000000000101
 rs = 11000, opcode = 101001, rt = 10111, immediate = 0000000000000101
# ALUSrc = 1, RegWrite = 0, MemRead = 0, MemWrite = 1, RegDst = x, MemtoReg = x, opcode = 1001
# readD1 = 000000000000000000000000000011000, readD2 = 00000000000000000000010111, writeD = 00000000000000000000000xx0x
# readR1 = 11000, readR2 = 10111, writeReg = xxxxx, regWrS = 0
 memoryReadData = 0000000000000000000000000000101, MemtoReg = x
 instruction = 0011110000011001000000000000111
 rs = 00000, opcode = 001111, rt = 11001, immediate = 000000000000111
 ALUSrc = 1, RegWrite = 1, MemRead = 0, MemWrite = 0, RegDst = 0, MemtoReg = 0, opcode = 1111
 # readR1 = 00000, readR2 = 11001, writeReg = 11001, regWrS = 1
 rtContent = 00000000000001110000000000000, MemRead = 0, MemWrite = 0
# result = 0000000000001110000000000000000
# instruction = 10001101000010010000000000000111
# rs = 01000, opcode = 100011, rt = 01001, immediate = 000000000000111
# ALUSrc = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, RegDst = 0, MemtoReg = 1, opcode = 0011
# readR1 = 01000, readR2 = 01001, writeReg = 01001, regWrS = 1
 # instruction = 10101110001010100000000000000111
# rs = 10001, opcode = 101011, rt = 01010, immediate = 0000000000000111
rtContent = 00000000000000000000111100000000, MemRead = 0, MemWrite = 1
result = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
instruction = 100001011101010100000000000000101
rs = 01110, opcode = 100001, rt = 10101, immediate = 000000000000101
readR1 = 01110, readR2 = 10101, writeReg = 10101, regWrS = 1
memoryReadData = 000000000000000000000000000001, MemtoReg = 1
# instruction = 100101011111011000000000000000101
# rs = 01111, opcode = 100101, rt = 10110, immediate = 0000000000000101
memoryReadData = 00000000000000000000000000000101, MemtoReg = 1
```

```
instruction = 10100010100011010000000000000111
 rs = 10100, opcode = 101000, rt = 01101, immediate = 0000000000000111
 ALUSrc = 1, RegWrite = 0, MemRead = 0, MemWrite = 1, RegDst = x, MemtoReg = x, opcode = 1000
# readR1 = 10100, readR2 = 01101, writeReg = xxxxx, regWrS = 0
 memoryReadData = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00001100, address = 00000000000000000000000000011011
memoryReadData = xxxxxxxxxxxxxxxxxxxxxxxxx00001100, MemtoReg = x
 result = xxxxxxxxxxxxxxxxxxxxxxxx000xxxxx
# instruction = 10000110101011100000000000000111
 rs = 10101, opcode = 100001, rt = 01110, immediate = 0000000000000111
 ALUSrc = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, RegDst = 0, MemtoReg = 1, opcode = 0001
# memoryReadData = xxxxxxxxxxxxxxxxx0000111100000000, address = 0000000000000000000000000011000
# rtContent = 0000000000000000000011100000000, MemRead = 1, MemWrite = 0
# writeData = xxxxxxxxxxxxxxxxxx0000111100000000, address = 00000000000000000000000011000
# memoryReadData = xxxxxxxxxxxxxxxx0000111100000000, MemtoReg = 1
 result = xxxxxxxxxxxxxxxx0000111100000000
 # instruction = 100101101100111100000000000000111
 # rs = 10110, opcode = 100101, rt = 01111, immediate = 0000000000000111
 # ALUSrc = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, RegDst = 0, MemtoReg = 1, opcode = 0101
 # readD1 = 0000000000000000000000000000000011, readD2 = 0000000000000000000001100, writeD = xxxxxxxxxxxxxxxxxxx0000000001100
 # readR1 = 10110, readR2 = 01111, writeReg = 01111, regWrS = 1
 # memoryReadData = xxxxxxxxxxxxxxx000000000001100, address = 000000000000000000000001100
 # writeData = xxxxxxxxxxxxxxxxx0000000000001100, address = 00000000000000000000000001100
  # memoryReadData = xxxxxxxxxxxxxxxxx000000000001100, MemtoReg = 1
 # result = xxxxxxxxxxxxxxxx0000000000001100
 # instruction = 101001101111110000000000000000111
 # rs = 10111, opcode = 101001, rt = 11000, immediate = 0000000000000111
 # ALUSrc = 1, RegWrite = 0, MemRead = 0, MemWrite = 1, RegDst = x, MemtoReg = x, opcode = 1001
 # readD1 = 00000000000000000000000000010111, readD2 = 0000000000000000000011000, writeD = xxxxxxxxxxxxxxxxxx0000000000xxx0
 # readR1 = 10111, readR2 = 11000, writeReg = xxxxx, regWrS = 0
 # memoryReadData = xxxxxxxxxxxxxxxxxx0000000000001100, address = 000000000000000000000000011110
 # writeData = xxxxxxxxxxxxxxxxxx000000000000xxxx0, address = 0000000000000000000000000011110
 # memoryReadData = xxxxxxxxxxxxxxxxx00000000001100, MemtoReg = x
 # result = xxxxxxxxxxxxxxxx000000000000xxxx0
```

```
instruction = 1001001001001011000000000000111
result = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
instruction = 1000001001101100000000000000111
rs = 10011, opcode = 100000, rt = 01100, immediate = 000000000000111
readR1 = 10011, readR2 = 01100, writeReg = 01100, regWrS = 1
writeData = xxxxxxxxxxxxxxxxxxxxxxxx00001100, address = 000000000000000000000000001100
memoryReadData = xxxxxxxxxxxxxxxxxxxxxxx00001100, MemtoReg = 1
result = xxxxxxxxxxxxxxxxxxxxxxx00001100
```