Prelab /							
2" Truth tuble for							
and the same of th						7 00160	
	w	1	The same of the sa	Zero			
	w,		The special to be sent or postulated and				
to the same said of the same said of							
The case of the ca							
W2 - I all all a south to a table							
Wo J D Y,							
Mayor Congress		1 Wind and		The consert wheat the			
A A		al sang v		ot of		Zero	
W		1 W,	W ₀	9,	7.	Jal Helensen	
0	0	10	1	0	0	0	
0	0		0		a Jacob	0	
0	000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0	1	0	
0	0	0	0	1	0	0	
0	1.	0	1		0	0	
0			9	1	1	0	
0				1	1	0	
0		0	0	1	1	0	
-		Q	1	1	1	0	
	0		0	1	11	0	
1	0		1	li	1	0	
	0		0		1	0	
!		0	1		1	0	
1		0			1	0	
1		1	9		1		
1	1	1)		1	0	
			1	1	1	1	

two-to-one mux in this lob is written vsing behaved verilag, netter that structural vanilage as was done in the last lab. This means that the new design for the next does not use gate level implacatedion, rather it is implanted using hister level features, more standard to other programing largueses. The mx designed using behavend uses on always block to detect when any of the three inputs are charged, and then conditional laying to determine the correct outport. Whomas the structurally designed mux uses logic getes to construct every possible output. The it is exporent that behavoral veriles is for more Scoldble. Additionally, the structured must has a wire output, while the behavioral uses a register, which makes it svited for sequellal logic.

```
roject Summary A w prefab inodules.v A
home/ugrads/d/dehavendrew/ecen248/lab7/prelab_modules.v
1 `timescale lns / lps
2 default_nettype none
5//This module is implimented using only strutural verlica
6 module two four_decoder(Y, W, En);
     input wire En;
789
      input wire [1:0] W:
      output wire [3:0] Y;
LO
11
     //Inverse of input W
12
13
     wire [1:0] invW;
     not notl(invW, W);
14
15
     //Decoder Logic
16
17
     and andO(Y[O], invW[O], invW[l], En);
18
      and andO(Y[1], W[0], invW[1], En);
١9
      and andO(Y[2], invW[0], W[1], En);
20
      and andO(Y[3], W[0], W[1], En);
21
22 endmodule
```

```
23
24
25
   //This module is implimented using data flow modeling
26
   module four two encoder(Y, Zero, W);
27
      input wire [3:0] W;
28
      output wire Zero;
29
      output wire [1:0] Y:
30
31
      //Zero bit is hight when all inputs are low
      assign Zero = -W[0] & -W[1] & -W[2] & -W[3];
32
33
34
      //Logic for Y output using data flow
35
      assign Y[0] = W[1] \mid W[3];
      assign Y[1] = W[2] | W[3];
36
37
38
   endmodule
39
```

```
//Priority Encoder using dataflow modeling
 module priority_encoder(Y, Zero, W);
    input wire[3:0] W;
    output wire Zero;
    output wire [1:0] Y;
    wire [3:0] I:
    //Intermediate wires assigned too
    assign I[0] = -W[3] & -W[2] & -W[1] & W[0];
    assign I(0) = -W(3) & -W(2) & W(1);
    assign I[0] = -W[3] & W[2]:
    assign I[0] = W[3];
    //Intermediate wires fed to four to two encoder
    four two encoder(Y, Zero, I);
Bendmodule
```