


# Prelab 7

2. Truth table for



$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	Zero
0	0	0	0	0	0	1
0	0	0	1	0	0	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	1	0	0
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	1	1	0
1	0	0	1	1	1	0
1	0	1	0	1	1	0
1	0	1	1	1	1	0
1	1	0	0	1	1	0
1	1	0	1	1	1	0
1	1	1	0	1	1	0
1	1	1	1	1	1	0



3

The two-to-one mux in this lab is written using behavioral verilog, rather than structural verilog as was done in the last lab. This means that the new design for the mux does not use gate level implementation, rather it is implemented using higher level features, more standard to other programming languages. The mux designed using behavioral uses an always block to detect when any of the three inputs are changed, and then conditional logic to determine the correct output. Whereas the structurally designed mux uses logic gates to construct every possible output. Thus it is apparent that behavioral verilog is far more scalable. Additionally, the ~~structurally~~ structural mux has a wire output, while the behavioral uses a register, which makes it suited for sequential logic.

```
1 `timescale 1ns / 1ps
2 `default_nettype none
3
4
5 //This module is implimented using only strutural verilog
6 module two_four_decoder(Y, W, En);
7     input wire En;
8     input wire [1:0] W;
9     output wire [3:0] Y;
10
11     //Inverse of input W
12     wire [1:0] invW;
13     not not1(invW, W);
14
15     //Decoder Logic
16
17     and and0(Y[0], invW[0], invW[1], En);
18     and and0(Y[1], W[0], invW[1], En);
19     and and0(Y[2], invW[0], W[1], En);
20     and and0(Y[3], W[0], W[1], En);
21
22 endmodule
```

```

23
24
25 //This module is implimented using data flow modeling
26 module four_two_encoder(Y, Zero, W);
27     input wire [3:0] W;
28     output wire Zero;
29     output wire [1:0] Y;
30
31     //Zero bit is hight when all inputs are low
32     assign Zero = ~W[0] & ~W[1] & ~W[2] & ~W[3];
33
34     //Logic for Y output using data flow
35     assign Y[0] = W[1] | W[3];
36     assign Y[1] = W[2] | W[3];
37
38 endmodule
39
40

```

```

1 //Priority Encoder using dataflow modeling
2 module priority_encoder(Y, Zero, W);
3     input wire[3:0] W;
4     output wire Zero;
5     output wire [1:0] Y;
6
7     wire [3:0] I;
8
9     //Intermediate wires assigned too
10    assign I[0] = ~W[3] & ~W[2] & ~W[1] & W[0];
11    assign I[0] = ~W[3] & ~W[2] & W[1];
12    assign I[0] = ~W[3] & W[2];
13    assign I[0] = W[3];
14
15    //Intermediate wires fed to four to two encoder
16    four_two_encoder(Y, Zero, I);
17
18 endmodule

```