


PreLab #4 Adder Circuits

Half Adder

A	B	S	C
1	1	0	1
1	0	1	0
0	1	1	0
0	0	0	0



Diagram

Total Gates w/o xor = 6
Total Gates with xor = 2

least time and least gates when using xor

A	B	S	C
1	1	0	1
1	0	1	0
0	1	1	0
0	0	0	0

$$S = A \oplus B$$

$$C = A \cdot B$$

Full Adder

A	B	C ₀	S	C ₁
1	1	0	0	1
1	0	1	0	0
0	1	1	0	0
0	0	0	0	0


$$S = C_0 A' B + C_0 A B' + C_0 A' B' + C_0 A B$$

$$S = A'(C_0 B) + A(C_0 B')$$

$$S = A'(C_0 B) + A(C_0 B')$$

$$S = A \oplus (C_0 B)$$

A	B	C ₀	S	C ₁
1	1	0	0	1
1	0	1	0	0
0	1	1	0	0
0	0	0	0	0




Diagram

$$C_0 = AB + CB + CA$$

A	B	C ₀	C ₁
1	1	1	1
1	0	0	1
0	1	0	1
0	0	0	0

Ripple Adder



$C_1 = \text{Cout}$

Truth Table

A_1	A_0	B_1	B_0	C_0	S_1	S_0	C_1
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	1	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	0	1	0
0	1	1	0	0	1	1	0
0	1	1	1	0	1	0	1
1	0	0	0	0	0	1	0
1	0	0	1	0	1	1	0
1	0	1	0	0	0	0	1
1	0	1	1	0	1	0	1
1	1	0	0	0	1	1	0
1	1	0	1	1	0	0	1
1	1	1	0	0	0	1	1
1	1	1	1	1	0	1	1