



Power Entry (VIN=12-42V)



Total Sleep Mode VIN Iq:
 LMR36503-Q1 (+1.95V active): 22uA
 LMR36503-Q1 (+10V shutdown): 1.6uA
 IM5156 (DIS_PVDD shutdown): 5uA
 PXN040-100Q5J (half-bridge I_{des} leakage): 3uA*2
 STM32 current from +1.95V: TBD
 22+1.6+5+3+2=34.6uA
 Pd_{sd}=34.6uA*12V=0.415mW
 Pd_{sd}=34.6uA*42V=1.453mW

VIN=12-42V, VOUT=1.95V, IOUT=300mA, Sequence #0



SMPS management provided in the HAL and BSP

AN4978

3 SMPS management provided in the HAL and BSP


The SMPS is an external component managed by the microcontroller GPIOs, so the software functions to control it are located in the BSP (board support package). It is the responsibility of the user application to ensure that the rules described in [Section 2.2](#) are implemented and that the power transitions are allowed, as there is no safeguard mechanism in the HAL or the BSP.

The SPMS pins are defined in [Table 4](#).


Table 4. SMPS pin definitions

Pins	Mandatory	Type	Function
SMPS_SW	Yes	Out	Control switch to enable SMPS supply on VDD12 pins
SMPS_EN	No	Out	Control SMPS on/off
SMPS_PG	No	In	Check SMPS power good
SMPS_V1	No	Out	Select SMPS voltage


VIN=1.95V, VOUT=1.85V, IOUT=300mA, Sequence #1



VIN=1.95V, VOUT=1.15V, IOUT=0.6A, Sequence controlled by MCU




VIN=1.15V, VOUT=1.15V, IOUT=0.6A, Sequence controlled by MCU




Title		
Power Management		
Size	Document Number	Rev
B	001-0098-00	0
Date:	Saturday, July 19, 2025	Sheet 1 of 7


VIN=12-42V, VOUT=10V, IOUT=300mA,
Sequence controlled by MCU




VIN=10V, VOUT=5V, IOUT=10mA,
Sequence controlled by MCU




VIN=12-42V, VOUT=24/36/48V, IOUT=1A,
Sequence controlled by MCU




Title		
Amplifier Power Management		
Size	Document Number	Rev
B	001-0098-00	0
Date:	Saturday, July 19, 2025	Sheet 2 of 7




Gate Driver Enable Level Translator




Gate Driver Signal Source




Complementary Gate Drive Generation




Gate Driver Level Translation



Half-Bridge Gate Driver




Half-Bridge Gate Driver




**NOTE:
HIGH-VOLTAGE
NODES**

File	Discrete Power Stage		
Size	Document Number	Rev	0
C	001-0008-00		
Date	Saturday, July 19, 2025	Sheet	4 of 7

Transducer HPF & TR Clamp



VBIAS Generation



RX Connection Explanation:

The RX signal conditioning needs to present a relatively high impedance to the transducer for two reasons:


Reason1: to avoid loading down the output of the transducer in receive mode.

Reason2: to avoid presenting a short circuit when power stage is transmitting.


This could be done in several ways, but as this design requires reduction of low frequencies outside the TX/RX band of interest, it is accomplished by means of a two-stage cascaded RC high-pass filter.

The signal is then passed to a low-power, low-cost instrumentation amplifier, to another active HPF, and finally to the on-chip comparator of the STM32 MCU.


Instrumentation Amplifier






18kHz HPF Stage



STM32 Receive Comparator Stage





Title		
RX Signal Conditioning		
Size	Document Number	Rev
B	001-0098-00	0
Date:	Saturday, July 19, 2025	Sheet 5 of 7



Title		
External User Interface		
Size A	Document Number 001-0098-00	Rev 0
Date: Saturday, July 19, 2025	Sheet 6 of 7	

VIN=10V, VOUT=3.3V, IOU=10mA,
Sequence controlled by MCU



Title		
Pressure Sensor		
Size	Document Number	Rev
A	001-0098-00	0
Date:	Wednesday, July 23, 2025	Sheet 7 of 7