



Total Sleep Mode VIN Ig: LNMS4503-01 (41.95V active): 22uh LNMS4503-01 (41.95V active): 1.6uh LNMS45603-01 (+10V shutdown): 1.6uh LNMS166 (DIS PVDD shutdown): 5uh PXN040-100QSJ (half-bridge Idas leakage): 3uh*2 STM32 current from 41.95V: TED

22+1.6+5+3*2=34.6uA Pd_sd=34.6uA*12V=0.415mW Pd_sd=34.6uA*42V=1.453mW

SMPS management provided in the HAL and BSP

AN4978

3 SMPS management provided in the HAL and BSP


The SMPS is an external component managed by the microcontroller GPIOs, so the software functions to control if are located in the BSP (board support pockage), it is the responsibility of the user application to ensure that the rules described in Section 2.2 are implemented and that the power transitions are allowed, as there is no safeguard mechanism in the HAL or the BSP.

The SPMS pins are defined in Table 4.


Table	4. SMPS	pin definition

Pins	Mandatory	Type	Function
SMPS_SW	Yes	Out	Control switch to enable SMPS supply on VDD12 pins
SMPS_EN	No	Out	Control SMPS on/off
SMPS_PG	No	In	Check SMPS power good
SMPS V1	No	Out	Select SMPS voltage


VIN=1.95V, VOUT=1.15V, IOUT=0.6A, Sequence controlled by MCU




VIN=12-42V, VOUT=1.95V, IOUT=300mA, Sequence #0




VIN=1.95V, VOUT=1.85V, IOUT=300mA, Sequence #1





VIN=1.15V, VOUT=1.15V, IOUT=0.6A, Sequence controlled by MCU



Title	Power Management					
Size B	Document Number 001-0098-00					Rev 0
Date:	Saturday, July 19, 2025	Sheet	1	of	7	-
		1				








Gate Driver Signal Source



Complementary Gate Drive Generation



Gate Driver Level Translation

