

Faculty of Computer Science Institute for Computer Engineering, Chair for VLSI-Design, Test and Architecture

Dresden, July 3, 2014

## Summerschool

## Modeling and Designing Dependable Embedded Systems — Lab 4 —

Problem 1 Implement the following entity:

```
entity trigger is
  generic (
                            - Trigger Threshold
    THRESHOLD : positive
  port (
    clk : in
             std_logic;
                            -- Clock
                            -- Reset
    rst : in
             std_logic;
                            -- Count Event
    evt : in
              std_logic;
    trg : out std_logic
                            -- Threshold Reached
  ):
end trigger;
```

so that it asserts its output trg whenever the number of observed events since startup or the most recent reset reaches the THRESHOLD parameter. An event is to be counted when the input evt is asserted at a rising clock edge.

Verify the correct operation of your design within a suitable testbench.

## **Problem 2** Implement the following **entity**:

```
entity collect is
  generic (
    BITS : positive
                           — Number of Bits making up a Word
  );
  port (
    clk : in
              std_logic;
                            -- Clock
    rst : in
              std_logic;
                            -- Reset
                                               - Serial Bit Input (MSB first)
    din : in std_logic;
    dout: out std_logic_vector(N-1 downto 0); — Parallel Word Output
                                               - Output Strobe
    strb : out std_logic
  ):
end trigger;
```

which is to collect the bits from the serial input line din into a data word of the specified bit width. Whenever a data word has been completed, the assembled data word is output to dout and strb is asserted.

Verify the correct operation of your design within a suitable testbench.