AXRE

A GameCube DSP UCode Documentation

Author: DenSinH

July 3, 2021

Contents

CONTENTS

This was done using IDA, and the IDA plugin for the GameCube DSP, originally developed by delroth, but later updated by peach AKA wheremyfoodat AKA guccirodakino.

First of all some general functions we might use:

```
#pragma once
```

```
#define DMAControl ((volatile u16*)0xffc9)
#define DMALength ((volatile u16*)0xffcb)
#define DMADSPAddr ((volatile u16*)Oxffcd)
#define DMAMMAddrHi ((volatile u16*)Oxffce)
#define DMAMMAddrLo ((volatile u16*)Oxffcf)
#define ToCPUMailHi ((volatile u16*)0xfffc)
#define ToCPUMailLo ((volatile u16*)Oxfffd)
#define FromCPUMailHi ((volatile u16*)Oxfffe)
#define FromCPUMailLo ((volatile u16*)Oxffff)
#define DIRQ ((volatile u16*)Oxfffb)
void send_mail(u16 hi, u16 lo) {
    *ToCPUMailHi = hi;
    *ToCPUMailLo = lo;
}
void send_irq() {
    *DIRQ = 1;
}
void wait_for_mail_sent() {
    do { } while ((*ToCPUMailHi) & 0x8000);
u32 wait_for_mail_recv() {
    do { } while (!((*FromCPUMailHi) & 0x8000));
    return ((u32)(*FromCPUMailHi) << 16) | *FromCPUMailLo;</pre>
}
u32 read_mail_recv() {
    return ((u32)(*FromCPUMailHi) << 16) | *FromCPUMailLo;</pre>
}
void dma_to_dmem(u32 mmaddr, u16 src, u16 len) {
    // len in bytes not DSP words!
    (*DMAMMAddrHi) = mmaddr >> 16;
    (*DMAMMAddrLo) = mmaddr;
    (*DMADSPAddr) = src;
    (*DMAControl) = 0;
    (*DMALength) = len;
}
void dma_dmem_to_mmem(u16 dest, u32 mmaddr, u16 len) {
```

CONTENTS 2

```
// len in bytes not DSP words!
  (*DMAMMAddrHi) = mmaddr >> 16;
  (*DMAMMAddrLo) = mmaddr;
  (*DMADSPAddr) = dest;
  (*DMAControl) = 1;
  (*DMALength) = len;
}

void wait_for_dma_finish() {
  do { } while((*DMAControl) & 4);
}
```

Chapter 1

ROM

The DSP ROM is the public replacement taken from Dolphin. It is fairly simple, probably much simpler than that in the actual DSP.

1.1 Entry

According to dolphin, the reset vector is 0x8000. I believe this might be a hack though, since games tend to first DMA a short stub of code to the start or IRAM (at 0x0000), and then ask the DSP to reset.

The replacement DSP ROM starts with

```
ROM: 8000 ; ----- S U B R O U T I N E -----
ROM: 8000
ROM: 8000
ROM:8000 rom_start:
                                                  ; CODE XREF: j_rom_startfj
ROM: 8000
ROM: 8000 ; FUNCTION CHUNK AT ROM: 80C4 SIZE 00000015 BYTES
ROM: 8000
ROM: 8000
                         LRI
                                        $CR, OxFF
ROM: 8002
                                        $SR, 0x2000
                         L.R.T
ROM: 8004
                         SI
                                        ToCPUMailHi, 0x8071
ROM: 8006
                         SI
                                        ToCPUMailLo, OxFEED
ROM: 8008
ROM: 8008 receive_setup:
                                                 ; CODE XREF: rom_start+194j
ROM: 8008
                                                  ; rom_start+241j ...
ROM: 8008
                         CLR
                                        $ACC1
ROM: 8009
                         CLR
                                        $ACCO
ROM: 800A
                         CALL
                                       wait_for_mail
ROM: 800C
                                        $AC1.M, FromCPUMailLo
                         T.R.
ROM: 800E
                         LRI
                                        $ACO.M, OxAOO1
ROM: 8010
                         CMP
ROM: 8011 ; if (mail.lo != 0xa001) jump -> check_c002
ROM: 8011
                         JNZ
                                        check_c002
ROM: 8013
                         CALL
                                        wait_for_mail
ROM: 8015
                         LR
                                        $IXO, FromCPUMailHi
ROM: 8017
                                       $IX1, FromCPUMailLo
                         LR
ROM: 8019
                         JMP
                                       receive_setup
ROM: 801B
ROM: 801B
ROM: 801B check_c002:
                                                 ; CODE XREF: rom_start+11fj
ROM: 801B
                         LRI
                                        $ACO.M, 0xC002
ROM: 801D
                         CMP
ROM: 801E ; if (mail.lo != 0xc002) jump -> check_a002
```

1.1. ENTRY 4

```
ROM: 801E
                      JNZ
                                    check_a002
ROM: 8020
                       CALL
                                    wait_for_mail
ROM: 8022
                                    $IX2, FromCPUMailLo
                       LR
ROM: 8024
                       JMP
                                    receive_setup
ROM: 8026 ; --
ROM: 8026
ROM: 8026 check_a002:
                                             ; CODE XREF: rom_start+1Efj
ROM: 8026
                       LRI
                                    $ACO.M, 0xA002
ROM: 8028
                      CMP
ROM: 8029 ; if (mail.lo != 0xa002) jump -> check_b002
                             check_b002
ROM: 8029
                       JNZ
ROM: 802B
                       CALL
                                     wait_for_mail
ROM: 802D
                       LR
                                    $IX3, FromCPUMailLo
ROM: 802F
                       JMP
                                    receive_setup
ROM: 8031 ; -----
ROM: 8031
                                            ; CODE XREF: rom_start+291j
ROM:8031 check_b002:
ROM: 8031
                                    $ACO.M, 0xB002
                      T.R.T
ROM: 8033
                      CMP
ROM: 8034 ; if (mail.lo != 0xb002) jump -> check_d001
ROM: 8034
                      JNZ check_d001
ROM: 8036
                       CALL
                                    wait_for_mail
ROM: 8038
                      LR
                                    $AXO.L, FromCPUMailLo
ROM: 803A
                      JMP
                                    receive_setup
ROM: 803C ; -----
ROM: 803C
ROM: 803C check_d001:
                                             ; CODE XREF: rom_start+341j
ROM: 803C
                       LRI
                                    $ACO.M, 0xD001
ROM: 803E
                       CMP
ROM: 803F
                       JNZ
                                    receive_setup
ROM: 8041
                       CALL
                                     wait_for_mail
ROM: 8043
                       LR
                                     $ARO, FromCPUMailLo
ROM: 8045
                      JMP
                                     transfer_ucode
ROM: 8045; End of function rom_start
ROM: 8045
ROM: 8047
ROM: 8047 ; ======== S U B R O U T I N E ====================
ROM: 8047
ROM: 8047
ROM: 8047 wait_for_dma_finish:
                                             ; CODE XREF: wait_for_dma_finish+3\ddotj
ROM: 8047
                                              ; sub_808B+6↓p ...
                       LRS
ROM: 8047
                                    $ACO.M, DMAControl
ROM: 8048
                       ANDCF
                                    $ACO.M, 4
ROM: 804A
                       JI.7.
                                    wait_for_dma_finish
ROM: 804C
                       RET
ROM: 804C; End of function wait_for_dma_finish
ROM: 8078 ; ----- S U B R O U T I N E -----
ROM: 8078
ROM: 8078
ROM: 8078 wait_for_mail:
                                              ; CODE XREF: rom_start+Afp
ROM: 8078
                                             ; rom_start+131p ...
ROM: 8078
                                    $ACO.M, FromCPUMailHi
                       LRS.
ROM: 8079
                       ANDCF
                                    $ACO.M, 0x8000
ROM: 807B
                       JLNZ
                                     wait_for_mail
```

1.1. ENTRY 5

```
ROM: 807D
ROM: 807D; End of function wait_for_mail
ROM: 80C4 ; ----- S U B R O U T I N E -----
ROM: 80C4 transfer_ucode:
                                                 ; CODE XREF: rom_start+451j
ROM: 80C4
                                                 ; sub_80B5+51j
ROM: 80C4
                         MRR
                                        $ACO.M, $IX3
ROM: 80C5 transfer the ucode from main mem -> DSP
ROM: 80C5
                         ANDI
                                        $ACO.M, OxFFFF
ROM: 80C7
                         JΖ
                                        jump_to_entry
ROM: 80C9
                         LRIS
                                        $ACO.M, 2
ROM: 80CA
                         SRS
                                        DMAControl, $ACO.M
ROM: 80 CB
                         SR
                                        DMAMMADDRH, $IXO
ROM: 80CD
                         SR
                                        DMAMMADDRL, $IX1
ROM: 80CF
                         SR.
                                        DMADSPADDR, $IX2
ROM: 80D1
                                        DMALength, $IX3
                         SR
ROM: 80D3
                         CALL
                                        wait_for_dma_finish
ROM: 80D5 ; jump to entrypoint
ROM: 80D5 ; for MK5/AX: 0x0010
ROM: 80D5
ROM: 80D5 jump_to_entry:
                                                 ; CODE XREF: rom_start+C771j
ROM: 80D5
                         CLR
                                        $ACC1
ROM: 80D6
                                        $AC1.M, DMALength
                         T.R.
ROM: 80D8
                         JMPR
                                        $ARO
ROM: 80D8 ; END OF FUNCTION CHUNK FOR rom_start
```

The first thing it does is send the CPU 0x8071FEED in the mail. Then it waits for the mail to be sent. It loads some registers with the values it receives. These values hold info on how to load the actual ucode from main memory. Once it has all the info it needs, it does a DMA and jumps to the entry point.

Pseudocode for this is

```
struct setup_data {
   u32 dma_mm_addr; // IXO/IX1
    u16 dma_dsp_addr; // IX2
   u16 dma_length; // IX3
    u16 dma_control; // ACO.M
    u16 entry_point; // ARO
void rom_start() {
    // setup config and status reg
    while (true) {
        u16 mail_lo = wait_for_mail_recv();
        if (mail_lo == 0xa001) {
            setup_data.dma_mm_addr = wait_for_mail_recv();
        else if (mail_lo == 0xc002) {
            setup_data.dma_dsp_addr = wait_for_mail_recv(); // low word
        else if (mail_lo == 0xa002) {
            setup_data.dma_length = wait_for_mail_recv(); // low
        else if (mail_lo == 0xb002) {
            setup_data.dma_control = wait_for_mail_recv(); // low
        }
```

1.1. ENTRY 6

Chapter 2

UCode

The main interesting part of the DSP's workings is the actual UCode itself. The main entrypoint (for Mortal Kombat 5 at least), is at 0x10. The main thing it does is waiting for mail, and then processing a stream of commands (at 00 in DMEM).

The start of the UCode looks like this:

```
main_entry: ; Ox10
IRAM: 0010
                            SBSET
IRAM: 0011
                            SBSET
                                             3
IRAM: 0012
                            SBCLR
                                             4
IRAM: 0013
                                             5
                            SBSET
IRAM: 0014
                            SBSET
IRAM: 0015
                            SET16
IRAM: 0016
                            CLR15
IRAM: 0017
                            MO
IRAM: 0018
                            LRI
                                             $CR, OxFF
IRAM: 001A
                                             $ACCO
                            CLR
IRAM: 001B
                                             $ACC1
                            CLR
IRAM: 001C
                            LRI
                                             $ACO.M, OxE80
IRAM: 001E
                            SR
                                             byte_E1B, $ACO.M
IRAM: 0020
                            CLR
                                             $ACCO
IRAM: 0021
                            SR
                                             byte_E31, $ACO.M
IRAM: 0023 ; send initial mail (0x8000dcd1)
IRAM: 0023
                            SI
                                             ToCPUMailHi, 0xDCD1
IRAM: 0025
                            SI
                                             ToCPUMailLo, 0
IRAM: 0027
                                             DIRQ, 1
                            SI
IRAM: 0029
IRAM:0029 wait_for_mail:
                                                       ; CODE XREF: main_entry+1Clj
IRAM: 0029
                            LRS
                                             $ACO.M, ToCPUMailHi
IRAM: 002A
                            ANDF
                                             $ACO.M, 0x8000
IRAM: 002C
                            JLNZ
                                             wait_for_mail
IRAM: 002E
                            JMP
                                             mail_sent
IRAM: 0030 ; --
IRAM: 0030
IRAM: 0030 send_dcd10001_irq:
                                                       ; CODE XREF: j_send_dcd10001_irqij
IRAM: 0030
                            SBSET
IRAM: 0031
                            SBSET
                                             3
IRAM: 0032
                                             4
                            SBCLR
IRAM: 0033
                            SBSET
                                             5
IRAM: 0034
                            SBSET
IRAM: 0035
                            SET16
IRAM: 0036
                            CLR15
IRAM: 0037
                            MO
IRAM: 0038
                                             $CR, OxFF
                            LRI
```

```
IRAM: 003A
                                            ToCPUMailHi, 0xDCD1
                            SI
IRAM: 003C
                            ST
                                             ToCPUMailLo, 1
IRAM: 003E
                            SI
                                            DIRQ, 1
IRAM: 0040
IRAM: 0040 wait_for_mail_sent:
                                                       ; CODE XREF: main_entry+331j
IRAM: 0040
                            L.R.S.
                                             $ACO.M, ToCPUMailHi
IRAM: 0041
                                             $ACO.M, 0x8000
                            ANDF
IRAM: 0043
                            JLNZ
                                             wait_for_mail_sent
IRAM: 0045
IRAM: 0045 mail_sent:
                                                     ; CODE XREF: main_entry+1Efj
IRAM: 0045
                                                       ; IRAM:04824j ...
IRAM: 0045
                            SET16
IRAM: 0046
                            CLR
                                             $ACCO
IRAM: 0047
                                             $ACC1
                            CLR
IRAM: 0048
                            LRI
                                             $AC1.M, OxBABE
IRAM: 004A
IRAM: 004A wait_for_babe:
                                                       ; CODE XREF: main_entry+3D1j
IRAM: 004A
                                                       ; main_entry+401j
IRAM: 004A
                            LRS
                                             $ACO.M, FromCPUMailHi
IRAM: 004B
                                             $ACO.M, 0x8000
                            ANDCF
IRAM: 004D
                            JLNZ
                                             wait_for_babe
IRAM: 004F
                            CMP
IRAM: 0050
                            JNZ
                                            wait_for_babe
IRAM: 0052; AX1. H contains the low part of the babe mail
IRAM: 0052; this holds the DMA length
IRAM: 0052
                            LRS
                                             $AX1.H, FromCPUMailLo
IRAM: 0053
                            CLR
                                             $ACCO
IRAM: 0054; wait for DMA mm address to be sent over mail
IRAM: 0054; mail lo \rightarrow ac1 \rightarrow addr lo
IRAM: 0054; mail hi \rightarrow acO \rightarrow addr hi
IRAM: 0054
IRAM: 0054 wait_for_dma_mm_addr:
                                                       ; CODE XREF: main_entry+474j
IRAM: 0054
                                             $ACO.M, FromCPUMailHi
                            LRS
IRAM: 0055
                                             $ACO.M, 0x8000
                            ANDCF
IRAM: 0057
                                             wait_for_dma_mm_addr
                            JLNZ
IRAM: 0059
                                             $AC1.M, FromCPUMailLo
                            LRS
IRAM: 005A
                            ANDI
                                             $ACO.M, Ox7FFF
IRAM: 005C; start the DMA
IRAM: 005C ; length from babe mail
IRAM: 005C ; mm address from second mail
IRAM: 005C ; DMA control 0: to DSP DMEM
IRAM: 005C
                            SRS
                                             DMAMMADDRH, $ACO.M
IRAM: 005D
                                            DMAMMADDRL, $AC1.M
                            SRS
IRAM: 005E
                            SI
                                             DMADSPADDR, 0xC00
IRAM: 0060
                                             $ACCO
                            CLR
IRAM: 0061
                            SRS
                                             DMAControl, $ACO.M; set DMA control to O
IRAM: 0062
                            MRR
                                             $AC1.M, $AX1.H
IRAM: 0063
                            SRS
                                             DMALength, $AC1.M
IRAM: 0064
                                             wait_for_dma_finish_0
                            CALL
IRAM: 0066
                                             $ARO, OxCOO
                            LRI
IRAM: 0068
IRAM: 0068; at the start of the commands:
IRAM: 0068 ; ar0: word* cmd_stream_ptr
IRAM: 0068
IRAM:0068 receive_command:
                                                       ; CODE XREF: command_0:cmd0_done+j
IRAM: 0068
                                                       ; command_1+1F \downarrow j ...
IRAM: 0068
                            SET16
IRAM: 0069
                            CLR
                                             $ACCO
```

```
IRAM: 006A
                         CLR'L
                                        $ACC1: $ACO.M, @$ARO
IRAM: 006B
                         TST
                                        $ACCO
IRAM: 006C; check current stream word
IRAM: 006C; jump if less than (top bit set, invalid command)
IRAM: 006C
                                      bad_mail
                         JL
IRAM: 006E
                         LRIS
                                       $AXO.H, 0x12
IRAM: 006F
                                       $ACCO, $AXO.H
                         CMPAR
IRAM: 0070; jump if word > 0x12
IRAM: 0070
                         JG
                                        bad_mail
IRAM: 0072 ; ar3 : addr = word + Oxaff // command_jump_table
IRAM: 0072; ar3: ac0.m: call_addr = [addr++]
IRAM: 0072 ; jump call_addr
IRAM: 0072
                                        $AC1.M, OxAFF; command_jump_table
                         LR.I
IRAM: 0074
                                        $ACCO, $ACC1; first word += Oxaff
                         ADD
IRAM: 0075
                         MRR
                                        $AR3, $ACO.M
IRAM: 0076
                         ILRR
                                        $ACO.M, @$AR3
IRAM: 0077
                         MR.R.
                                        $AR3, $ACO.M
IRAM: 0078
                                        $AR3
                         JMPR
IRAM:0079 ; -----
IRAM: 0079 ; Ox8080FBAD mail [UNUSED]
                   SI
IRAM: 0079
                                        ToCPUMailHi, OxFBAD
IRAM: 007B
                         SI
                                        ToCPUMailLo, 0x8080
IRAM: 007D
                         HALT
IRAM: 007E : --
IRAM: 007E
IRAM: 007E bad_mail:
                                                 ; CODE XREF: main_entry+5Cfj
IRAM: 007E
                                                 ; main_entry+601j
IRAM: 007E
                         SI
                                        ToCPUMailHi, OxBAAD
IRAM: 0080
                         SRS
                                        ToCPUMailLo, $ACO.M
IRAM: 0081
                         HALT
IRAM: 0081 ; End of function main_entry
   The command_jump_table is a table with commands 0x0 through 0x11, though
the bounds check also allows for a command 0x12 to exist.
   Pseudocode for this part could be
// at Oxaff
extern void (*)(u16* &command_stream) command_jump_table[0x12];
void main_entry() {
    // setup status and config registers
    // todo: write to byte_E1B and byte_E31
    send_mail(0xdcd1, 0x0000);
    send_irq();
    wait_for_mail_sent();
    do { } while ((*FromCPUMailHi) != Oxbabe);
    u16 dma_len = (*FromCPUMailLo);
    u32 dma_mmaddr = wait_for_mail_recv() & Ox7fff'ffff;
    dma_to_dmem(0xc00, dma_mmaddr, dma_len);
    wait_for_dma_finish();
    // ARO holds the command stream pointer at the start of every command
    u16* command_stream = 0xc00;
    // receive_command
```

```
while (true) {
    u16 command = *command_stream++;
    if ((i16)command < 0) {
        send_mail(0xBAAD, command);
        exit(); // halt
    }
    if (command > 0x12) {
        send_mail(0xBAAD, command);
        exit(); // halt
    }
    command_jump_table[command]();
}
```

2.1 Commands

The commands all return with a JMP receive_command, save for command Oxf, which does some sort of reset.

2.1.1 Command 0x0

The assembly looks like

```
; DATA XREF: IRAM:command_jump_table+o
command_0:
IRAM: 0082
                                            $ACCO
                            CLR
IRAM: 0083; load next two words from stream into ac0 and ac1
IRAM: 0083
                           CLR'L
                                            $ACC1 : $ACO.M, @$ARO
IRAM: 0084
                                            $AC1.M : @$ARO
                            SET16 L
IRAM: 0085 ; store DMA address
IRAM: 0085
                                            DMAMMADDRH, $ACO.M
IRAM: 0086
                            SRS
                                            DMAMMADDRL, $AC1.M
IRAM: O087; DSPADDR = 0xe44
IRAM: 0087
                                            $ACO.M, OxE44
IRAM: 0089
                                            DMADSPADDR, $ACO.M
                            SRS
IRAM: OO8A; DMAControl = 0
IRAM: 008A ; to DSP DMEM
IRAM: 008A
                           LRIS
                                            $ACO.M, O
IRAM: 008B
                           SRS
                                            DMAControl, $ACO.M
IRAM: 008C; length = 0x40 8bit bytes
IRAM: 008C
                                            $ACO.M, 0x40
                           LRI
IRAM: 008E
                           SRS
                                           DMALength, $ACO.M
IRAM: 008F ; setup registers and wait for DMA
IRAM: 008F
                                            $AR1, OxE44
                           LRI
IRAM: 0091
                                            $AR2, 0
                           LRI
IRAM: 0093
                           LRI
                                            $AX1.H, 0x9F
IRAM: 0095
                           LRI
                                            $AXO.H, 0x140
IRAM: 0097
                                            $ACCO
                            CLR
IRAM: 0098
                                            $ACC1
                            CLR
IRAM: 0099
                            SET40
IRAM: 009A
                           CALL
                                            wait_for_dma_finish_0
IRAM: 009C; Load 2 words from 0x40 byte stream (BASE)
IRAM: 009C
                                            $ACO.M, @$AR1
                            LRRI
IRAM: 009D
                            LRRI
                                            $ACO.L, @$AR1
IRAM: 009E
                           TST
                                            $ACCO
IRAM: 009F ; load third word from stream (INCR)
IRAM: 009F
                           LRRI
                                            $AC1.M, @$AR1
```

```
IRAM: OOAO ; if BASE is not 0: jump
IRAM: OOAO
           JNZ
                                     cmd0_BASE_not_0 ; AC1.M ASR16 -> AC1.L
IRAM: 00A2; zero out 0x140 words at the start of ARAM (AR2 set to 0)
IRAM: 00A2; for (i = 0; i < 0x140; i++) *dest++ = 0;
IRAM: OOA2
                       LOOP
                                     $AXO.H
IRAM: 00A3
                       SRRI
                                     @$AR2, $ACO.M
IRAM: 00A4
                       JMP
                                    cmd0_dmem_140_words_filled
IRAM: 00A6 ; -----
IRAM: 00A6
IRAM: 00A6 cmd0_BASE_not_0:
                                      ; CODE XREF: command_0+1E†j
IRAM: 00A6
         ASR16
                                     $ACC1 ; AC1.M ASR16 -> AC1.L
IRAM: 00A7 ; BASE to buffer at 0x0000
IRAM: 00A7
         SRRI
                                     @$AR2, $ACO.M
IRAM: 00A8
                                     @$AR2, $ACO.L
                       SRRI
IRAM: 00A9 ; loop Ox9f times
IRAM: OOA9
                       BLOOP
                                     $AX1.H, loc_AD
IRAM: OOAB ; BASE += INCR
IRAM: OOAB
IRAM: OOAB
                                     $ACCO, $ACC1
                       ADD
IRAM: OOAC ; store BASE (with INCR added every loop)
IRAM: 00AC ; 32 bit value
IRAM: OOAC
                                     @$AR2, $ACO.M
                       SRRI
IRAM: OOAD
IRAM: OOAD loc_AD:
                                             ; CODE XREF: command_0+27tj
IRAM: OOAD
                                     @$AR2, $ACO.L
                      SRRI
IRAM: OOAE ; dest is now Ox140
IRAM: OOAE; load 2 more words from the DMA'ed stream (new BASE)
IRAM: 00 AE cmd0_dmem_140_words_filled:
                                             ; CODE XREF: command_0+221j
                      LRRI
IRAM: OOAE
                                     $ACO.M, @$AR1
                                     $ACO.L, @$AR1
IRAM: OOAF
                       LRRI
IRAM: 00BO
                      TST
                                     $ACCO
IRAM: 00B1; and another INCR word
IRAM: 00B1
           LRRI
                                     $AC1.M, @$AR1
IRAM: 00B2 ; if BASE != 0: jump
                             loc_B8 ; INCR ac1.m asr16 -> ac2.l
IRAM: 00B2
         JNZ
IRAM: 00B4; zero out another 0x140 words if BASE is 0
IRAM: 00B4
          LOOP $AXO.H
IRAM: 00B5
                       SRRI
                                     @$AR2, $ACO.M
IRAM: 00B6
                       JMP
                                     cmd0_another_140_words_filled
IRAM: 00B8 ; -----
IRAM: 00B8
                                            ; CODE XREF: command_0+301j
IRAM: 00B8 loc_B8:
IRAM: 00B8
                                     ACC1 ; INCR ac1.m asr16 -> ac2.l
                       ASR16
IRAM: 00B9 ; store BASE to dest
IRAM: 00B9 SRRI
                                     @$AR2, $ACO.M
IRAM: OOBA
                       SRRI
                                     @$AR2, $ACO.L
IRAM: \overline{OO}BB; for (int i = 0; i < 0x9f; i++, BASE += INCR) {
IRAM: 00BB ; *dest++ = BASE >> 16;
IRAM: OOBB ;
              *dest++ = (word)BASE
IRAM: 00BB ; }
IRAM: 00BB
                       BLOOP
                                     $AX1.H, loc_BF
IRAM: 00BD
                                     $ACCO, $ACC1
                       ADD
IRAM: OOBE
                       SRRI
                                     @$AR2, $ACO.M
IRAM: 00BF
IRAM: 00BF loc_BF:
                                            ; CODE XREF: command_0+391j
                 SRRI
                                     @$AR2, $ACO.L
IRAM: OOBF
IRAM: 00C0; dest is now 0x280
```

```
IRAM:00C0 ; same thing again
IRAM: OOCO
IRAM: 00C0 cmd0_another_140_words_filled: ; CODE XREF: command_0+34†j
               LRRI $ACO.M, @$AR1
LRRI $ACO.L, @$AR1
IRAM: 00CO
IRAM: 00C1
                                    $ACCO
$AC1.M, @$AR1
loc_CA
IRAM: 00C2
                        TST
IRAM: 00C3
                        LRRI
IRAM: 00C4
                        JNZ
IRAM: 00C6
                        LOOP
                                      $AXO.H
IRAM: 00C7
                        SRRI
                                       @$AR2, $ACO.M
IRAM: 00C8
                        JMP
                                      cmd0_another_140_words_filled_1
IRAM: 00CA ; -----
IRAM: OOCA
IRAM: OOCA loc_CA:
                                                ; CODE XREF: command_0+421j
IRAM: OOCA
                         ASR16
                                       $ACC1
IRAM: OOCB
                         SRRI
                                       @$AR2, $ACO.M
IRAM: OOCC
                        SRRI
                                       @$AR2, $ACO.L
                                    $AX1.H, loc_D1
IRAM: OOCD
                        BLOOP
IRAM: OOCF
                                      $ACCO, $ACC1
                        ADD
IRAM: 00D0
                        SRRI
                                       @$AR2, $ACO.M
IRAM: 00D1
IRAM: 00D1 loc_D1:
                                               ; CODE XREF: command_0+4Bfj
                       SRRI @$AR2, $ACO.L
IRAM: 00D1
IRAM: \overline{000}D2; At this point, 3 * 0x140 = 0x3c0 words are filled at the start of DMEM
IRAM: 00D2; ar2: dest = 0x400 // skip 0x40 bytes
IRAM: 00D2
IRAM: 000 2 cmd0_another_140_words_filled_1: ; CODE XREF: command_0+46†j
                                     $AR2, 0x400
IRAM: 00D2
           LRI
IRAM: 00D4; again, load BASE and INCR
IRAM: 00D4
                                       $ACO.M, @$AR1
                       LRRI
                                  $ACO.L, <mark>@</mark>$AR1
$ACCO : $AC1.M, @$AR1
IRAM: 00D5
                        LRRI
IRAM: 00D6
                        TST L
IRAM: 00D7
                                     loc_DD
                        JNZ
IRAM: 00D9
                        LOOP
                                      $AXO.H
IRAM: OODA
                        SRRI
                                       @$AR2, $ACO.M
IRAM: OODB
                        JMP
                                       cmd0_140_filled_at_400
IRAM: 00DD ; -----
IRAM: OODD
IRAM: OODD loc_DD:
                                                ; CODE XREF: command_0+55†j
IRAM: OODD
                        ASR16
                                       $ACC1
IRAM: OODE
                                       @$AR2, $ACO.M
                        SRRI
                                       @$AR2, $ACO.L
IRAM: OODF
                        SRRI
IRAM: OOEO
                                      $AX1.H, loc_E4
                        BLOOP
IRAM: 00E2
                        ADD
                                       $ACCO, $ACC1
IRAM: 00E3
                        SRRI
                                       @$AR2, $ACO.M
IRAM: 00E4
IRAM: 00E4 loc_E4:
                                                ; CODE XREF: command_0+5Efj
          SRRI
IRAM: 00E4
                                       @$AR2, $ACO.L
IRAM: 00E5; again load BASE and INCR and fill 140 words
IRAM: 00E5 cmd0_140_filled_at_400:
                                                ; CODE XREF: command_0+5911
                       LRRI
                                     $ACO.M, @$AR1
IRAM: 00E5
IRAM: 00E6
                        LRRI
                                     $ACO.L, @$AR1
IRAM: OOE7
                                     $ACCO: $AC1.M, @$AR1
                       TST L
IRAM: 00E8
                        JNZ
                                      loc_EE
IRAM: OOEA
                        LOOP
                                      $AXO.H
IRAM: OOEB
                        SRRI
                                       @$AR2, $ACO.M
IRAM: OOEC
                         JMP
                                       cmd0_140_filled_at_540
```

```
IRAM: OOEE ; -----
IRAM: OOEE
IRAM: OOEE loc_EE:
                                               ; CODE XREF: command_0+661j
IRAM: OOEE
                        ASR16
                                      $ACC1
IRAM: OOEF
                                      @$AR2, $ACO.M
                        SRRI
IRAM: 00F0
                        SRRI
                                      @$AR2, $ACO.L
IRAM: 00F1
                        BLOOP
                                      $AX1.H, loc_F5
IRAM: 00F3
                        ADD
                                      $ACCO, $ACC1
IRAM: 00F4
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 00F5
IRAM: 00F5 loc_F5:
                                              ; CODE XREF: command_0+6F1j
IRAM: 00F5
                                      @$AR2, $ACO.L
IRAM: 00F6 ; same thing again
IRAM: 00F6
IRAM: 00F6 cmd0_140_filled_at_540:
                                               ; CODE XREF: command_0+6Afj
                                      $ACO.M, @$AR1
IRAM: 00F6
                       LRRI
IRAM: 00F7
                                      $ACO.L, @$AR1
                       LRRI
IRAM: 00F8
                       TST L
                                     $ACCO: $AC1.M, @$AR1
IRAM: 00F9
                        JNZ
                                      loc_FF
IRAM: OOFB
                                      $AXO.H
                        LOOP
IRAM: OOFC
                        SRRI
                                      @$AR2, $ACO.M
IRAM: OOFD
                        JMP
                                     cmd0_140_filled_at_680
IRAM: 00FF ; -----
IRAM: OOFF
IRAM: OOFF loc_FF:
                                               ; CODE XREF: command_0+771j
IRAM: OOFF
                                      $ACC1
                        ASR16
IRAM: 0100
                                      @$AR2, $ACO.M
                        SRRI
IRAM: 0101
                        SRRI
                                      @$AR2, $ACO.L
IRAM: 0102
                                      $AX1.H, loc_106
                        BLOOP
IRAM: 0104
                                      $ACCO, $ACC1
                        ADD
IRAM: 0105
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 0106
IRAM: 0106 loc_106:
                                               ; CODE XREF: command_0+801j
                        SRRI
IRAM: 0106
                                      @$AR2, $ACO.L
IRAM: 0107; at this point, dest is already 0x7c0, not sure why the DSP loads it directly
IRAM: 0107; going to do the same thing yet again
IRAM: 0107
                                               ; CODE XREF: command_0+7Bfj
IRAM: 0107 cmd0_140_filled_at_680:
IRAM: 0107
                                     $AR2, 0x7C0
IRAM: 0109
                        LRRI
                                     $ACO.M, @$AR1
IRAM: 010A
                                     $ACO.L, @$AR1
                        LRRI
                                      $ACCO : $AC1.M, @$AR1
IRAM: 010B
                        TST'L
IRAM: 010C
                                      loc_112
                        JNZ
IRAM: 010E
                        LOOP
                                      $AXO.H
IRAM: 010F
                                      @$AR2, $ACO.M
                        SRRI
IRAM: 0110
                        JMP
                                      cmd0_140_filled_at_7c0
IRAM: 0112 ; -----
IRAM: 0112
IRAM: 0112 loc_112:
                                               ; CODE XREF: command_0+8A1j
IRAM: 0112
                        ASR16
                                      $ACC1
IRAM: 0113
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 0114
                        SRRI
                                      @$AR2, $ACO.L
IRAM: 0115
                                      $AX1.H, loc_119
                        BLOOP
IRAM: 0117
                        ADD
                                      $ACCO, $ACC1
IRAM: 0118
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 0119
IRAM: 0119 loc_119:
                                              ; CODE XREF: command_0+931j
IRAM: 0119
                        SRRI
                                      @$AR2, $ACO.L
```

```
IRAM: 011A; going to do the same thing again
IRAM: 011A; dest is now 0x900
IRAM: 011A
IRAM: 011A cmd0_140_filled_at_7c0:
                                                   ; CODE XREF: command_0+8Efj
                                          $ACO.M, @$AR1
IRAM: 011A
                          LRRI
IRAM: 011B
                          LRRI
                                          $ACO.L, @$AR1
IRAM: 011C
                          TST'L
                                          $ACCO: $AC1.M, @$AR1
IRAM: 011D
                          JNZ
                                          loc_123
IRAM: 011F
                          LOOP
                                          $AXO.H
IRAM: 0120
                          SRRI
                                          @$AR2, $ACO.M
IRAM: 0121
                           JMP
                                          cmd0_140_filled_at_900
IRAM: 0123 ;
IRAM: 0123
IRAM: 0123 loc_123:
                                                    ; CODE XREF: command_0+9Bfj
IRAM: 0123
                           ASR16
                                          $ACC1
IRAM: 0124
                                          @$AR2, $ACO.M
                           SRRI
IRAM: 0125
                           SRRT
                                          @$AR2, $ACO.L
IRAM: 0126
                                          $AX1.H, loc_12A
                          BLOOP
IRAM: 0128
                           ADD
                                          $ACCO, $ACC1
IRAM: 0129
                                          @$AR2, $ACO.M
                          SRRI
IRAM: 012A
IRAM: 012A loc_12A:
                                                    ; CODE XREF: command_O+A41j
IRAM: 012A
                                          @$AR2, $ACO.L
IRAM: 012B; dest is now 0xa40
IRAM: 012B; same thing again
IRAM: 012B
IRAM: 012B cmd0_140_filled_at_900:
                                                    ; CODE XREF: command_0+9Ftj
                                          $ACO.M, @$AR1
IRAM: 012B
                     LRRI
IRAM: 012C
                                          $ACO.L, @$AR1
                          LRRI
IRAM: 012D
                          TST'L
                                          $ACCO: $AC1.M, @$AR1
IRAM: 012E
                           JNZ
                                          loc_134
IRAM: 0130
                                          $AXO.H
                          LOOP
IRAM: 0131
                           SRRI
                                          @$AR2, $ACO.M
IRAM: 0132
                           JMP
                                          cmd0_done
IRAM: 0134 ;
IRAM: 0134
IRAM: 0134 loc_134:
                                                   ; CODE XREF: command_O+AC1j
IRAM: 0134
                           ASR16
                                          $ACC1
IRAM: 0135
                                          @$AR2, $ACO.M
                           SRRI
IRAM: 0136
                                          @$AR2, $ACO.L
                          SRRI
                                          $AX1.H, loc_13B
IRAM: 0137
                          BLOOP
IRAM: 0139
                           ADD
                                          $ACCO, $ACC1
IRAM: 013A
                                          @$AR2, $ACO.M
                           SRRI
IRAM: 013B
IRAM: 013B loc_13B:
                                                    ; CODE XREF: command_0+B51j
IRAM: 013B
                           SRRI
                                          @$AR2, $ACO.L
IRAM: 013C; dest should end up at 0xb80
IRAM: 013C
IRAM: 013C cmd0_done:
                                                    ; CODE XREF: command_0+B0†j
IRAM: 013C
                           JMP
                                          receive_command
IRAM: 013C ; End of function command_0
```

The point of this is to fill 3 regions of memory with either 0's, or incrementing values. Which of the 2 depends on the values from a 0x40 byte stream DMAd from main memory.

Note that we are reading a base and an incr 9 times from the stream, which would amount to 9 * 0x6 = 0x36 bytes, so the DMA transfers 4 bytes too many.

I suspect that the incrementing values are a main memory address and strides.

The address regions 0x0000 - 0x03c0, 0x0400 - 0x07c0 and 0x07c0 - 0x0b80 will be used in most other commands.

Pseudocode for this could be

```
void command_0(u16* &command_stream) {
    u16 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_to_dmem(0xe44, mmaddr, 0x40);
    u16* stream = 0xe44; // AR1
    u16* buffer = 0; // AR2
    // constants Ox9f and Ox140 in AXO/1.H
    wait_for_dma_finish();
    u32 base;
    i16 incr;
    foreach (u16* buffer in {0x0000, 0x0400, 0x07c0}) {
        // unrolled in the assembly
        for (int i = 0; i < 3; i++) {
            // unrolled in the assembly
            base = ((*stream++) << 16) | *stream++;
            incr = *stream++;
            if (base) {
                int j = 0;
                do {
                    *buffer = *base;
                    base += incr;
                    j++;
                } while (j < 0x140);
            }
            else {
                memset(buffer, 0, 0x140); // in words, not bytes
            }
        }
    }
}
```

2.1.2 Command 0x1

Transforms the buffers setup by command 0x0 with data gotten from main memory. The assembly is

```
command_1:
                                            ; DATA XREF: IRAM:command_jump_table+o
IRAM: 013E
                            LRI
                                             $IX1, OxFFFF
IRAM: 0140; read main memory address from command stream into AXO (hi then lo)
                            CLR'L
                                             $ACCO: $AXO.H, @$ARO
IRAM: 0140
IRAM: 0141
                            CLR'L
                                             $ACC1: $AXO.L, @$ARO
IRAM: 0142; load scale into AX1.L
IRAM: 0142
                            SET16'L
                                             $AX1.L : @$ARO
IRAM: 0143; save main memory address
IRAM: 0143
                            SR
                                             cmd1_mmaddrh_temp_E17, $AXO.H
IRAM: 0145
                            SR
                                             cmd1_mmaddrl_temp_E18, $AXO.L
\overline{\text{IRAM}}:\overline{\text{O147}} ; this is going to process data in the buffers setup by command O
IRAM: 0147
                            LRI
                                             $AR1, 0
IRAM: 0149
                            CALL
                                             transform_buffer
IRAM: 014B ; restore mmaddr
```

```
IRAM: 014B
                                            $AXO.H, cmd1_mmaddrh_temp_E17
                            LR
IRAM: 014D
                           LR
                                            $AXO.L, cmd1_mmaddrl_temp_E18
IRAM: 014F
                           CLR L
                                            $ACC1 : $AX1.L, @$ARO
IRAM: 0150
                                            $AR1, 0x400
                            LRI
IRAM: 0152
                            CALL
                                            transform_buffer
IRAM: 0154 ; restore mmaddr
                                            $AXO.H, cmd1_mmaddrh_temp_E17
IRAM: 0154
                            LR
IRAM: 0156
                                            $AXO.L, cmd1_mmaddrl_temp_E18
IRAM: 0158
                            CLR 'L
                                            $ACC1 : $AX1.L, @$ARO
IRAM: 0159
                            LRI
                                            $AR1, 0x7C0
IRAM: 015B
                            CALL
                                            transform_buffer
IRAM: 015D
                                            receive_command
IRAM: 015D ; End of function command_1
transform_buffer:
                                           ; CODE XREF: command_1+B†p
IRAM: 04F1
                                                      ; command_1+14\pm ...
IRAM: 04F1
                           SET16
IRAM: 04F2; input ar1: pointer to data transferred by command_0
IRAM: 04F2
IRAM: 04F2 ; DMA OxcO bytes from input mmaddr to E44
IRAM: 04F2
                           LRI
                                            $AX1.H, OxE44
IRAM: 04F4
                                            $AC1.L. OxCO
IRAM: 04F6
                            CALL
                                            \verb|start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L| \\
IRAM: 04F8; ac1: mmaddr + 0xc0
IRAM: 04F8
                           ADDAX
                                            $ACC1, $AXO
IRAM: 04F9 ; save (new) source address
IRAM: 04F9
                                            tf_buffer_mmaddr_temph_E1D, $AC1.M
                            SR.
IRAM: 04FB
                                            tf_buffer_mmaddr_templ_E1E, $AC1.L
                            SR.
IRAM: 04FD
                            CLR.
                                            $ACC1
IRAM: 04FE
                                            wait_for_dma_finish_0
                            CALL
IRAM: 0500 ; REPEAT 4 TIMES
IRAM: 0500
                            BLOOPI
                                            4, loc_52C
IRAM: 0502 ; restore mmaddr
IRAM: 0502
                                            $AXO.H, tf_buffer_mmaddr_temph_E1D
                           T.R.
IRAM: 0504
                           T.R
                                            $AXO.L, tf_buffer_mmaddr_templ_E1E
IRAM: 0506 ; DMA Oxc0 more bytes
IRAM: 0506
                                            $AX1.H, OxEA4
IRAM: 0508
                                            $AC1.L, OxCO
                            T.R.T
IRAM: 050A
                            CALL
                                            start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 050C; mmaddr += 0xc0
IRAM: 050C
                            ADDAX
                                            $ACC1, $AXO
IRAM: 050D ; save mmaddr
IRAM: 050D
                            SR
                                            tf_buffer_mmaddr_temph_E1D, $AC1.M
IRAM: 050F
                            SR
                                            tf_buffer_mmaddr_templ_E1E, $AC1.L
IRAM: 0511
                            LRI
                                            $AR3, 0xE44
IRAM: 0513
                            CALI.
                                            transform_buffer_section
IRAM: 0515
                                            $ACC1
                            CLR.
IRAM: 0516 ; restore mmaddr
IRAM: 0516
                                            $AXO.H, tf_buffer_mmaddr_temph_E1D
                            LR.
IRAM: 0518
                           LR
                                            $AXO.L, tf_buffer_mmaddr_templ_E1E
IRAM: 051A; dma another Oxco bytes
IRAM: 051A
                                            $AX1.H, 0xE44
IRAM: 051C
                           T.R.T
                                            $AC1.L, OxCO
IRAM: 051E
                            CALI.
                                            start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 0520; mmaddr += 0xc0
IRAM: 0520
                                            $ACC1, $AXO
                            ADDAX
```

```
IRAM: 0521 ; save mmaddr
IRAM: 0521
                                          tf_buffer_mmaddr_temph_E1D, $AC1.M
                          SR
IRAM: 0523
                                          tf_buffer_mmaddr_templ_E1E, $AC1.L
                          SR
IRAM: 0525
                          LRI
                                          $AR3, OxEA4
IRAM: 0527
                                          transform_buffer_section
                          CALI.
IRAM: 0529
                          NOP
IRAM: 052A
                          NOP
IRAM: 052B
                          SET16
IRAM: 052C
IRAM: 052C loc_52C:
                                                   ; CODE XREF: transform_buffer+F1j
IRAM: 052C
                                          $ACC1
                          CLR
IRAM: 052D ; BLOOPI_END
IRAM: 052D
IRAM: 052D ; restore mmaddr
IRAM: 052D
                                          $AXO.H, tf_buffer_mmaddr_temph_E1D
IRAM: 052F
                          LR
                                          $AXO.L, tf_buffer_mmaddr_templ_E1E
IRAM: 0531 ; DMA another Oxco words
IRAM: 0531
                                          $AX1.H, OxEA4
                          T.R.T
IRAM: 0533
                          LRI
                                          $AC1.L, 0xC0
IRAM: 0535
                                          start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
                          CALL
IRAM: 0537; mmaddr += 0xc0
IRAM: 0537
                          ADDAX
                                          $ACC1, $AXO
IRAM: 0538
                                          $AR3, 0xE44
IRAM: 053A
                          CALL
                                          transform_buffer_section
IRAM: 053C
                                          $AR3, OxEA4
                          T.R.T
IRAM: 053E
                          CALL
                                          transform_buffer_section
IRAM: 0540
                          RET
IRAM: 0540 ; End of function transform_buffer
IRAM: 0540
IRAM: 0541
IRAM: 0541
IRAM: 0541
IRAM: 0541 start_DMA_to_DSP_mmaddr_AX0_dspaddr_AX1H_len_AC1L:
IRAM: 0541
                                                   ; CODE XREF: transform_buffer+51p
IRAM: 0541
                                                   ; transform_buffer+19tp ...
IRAM: 0541
                          SET16
IRAM: 0542
                          SR
                                          DMAMMADDRH, $AXO.H
IRAM: 0544
                                          DMAMMADDRL, $AXO.L
IRAM: 0546
                                          DMADSPADDR, $AX1.H
                          SR.
IRAM: 0548
                          SI
                                          DMAControl, 0
IRAM: 054A
                          SRS
                                          DMALength, $AC1.L
IRAM: 054B
 \begin{tabular}{ll} IRAM: \hline 054B & ; End of function start\_DMA\_to\_DSP\_mmaddr\_AXO\_dspaddr\_AX1H\_len\_AC1L \\ \end{tabular} 
IRAM: 054B
IRAM: 054C
IRAM: 054C ; ========= S U B R O U T I N E ==================
IRAM: 054C
IRAM: 054C
IRAM: 054C transform_buffer_section:
                                                   ; CODE XREF: transform_buffer+221p
IRAM: 054C
                                                   ; transform_buffer+361p ...
IRAM: 054C
                          SET40
IRAM: 054D
                          SET15
IRAM: 054E
                          M2
IRAM: 054F; input AR3 is pointer to start of DMA'ed data in command 1
IRAM: 054F; input AR1 is pointer to start of DMA'ed data in command O
IRAM: 054F; load 2 words (base)
IRAM: 054F; AX1.L = scale (from cmd1)
```

```
IRAM: 054F; IX1 = Oxffff (-1)
IRAM: 054F
                                        $AXO.H, @$AR3
                         LRRI
IRAM: 0550
                                        $AXO.L, @$AR3
                         LRRI
IRAM: 0551; ac0 = (i16(base)) * scale;
IRAM: 0551 ; prod = (i16(base >> 16)) * scale;
IRAM: 0551
                         MULX
                                        $AXO.L, $AX1.L
IRAM: 0552
                         MULXMV
                                        $AXO.H, $AX1.L, $ACCO
IRAM: 0553; REPEAT 0x30 = 48 times
IRAM: 0553
                         BLOOPI
                                      0x30, loc_55A
IRAM: 0555; load word from AR1 stream to AC1.ml, don't change AR1
IRAM: 0555; ac0 = (ac0 >> 16) + prod
IRAM: 0555; fixed point?
IRAM: 0555
                         ASR16 L
                                        $ACCO: $AC1.M, @$AR1
IRAM: 0556
                         ADDP LN
                                        $ACCO: $AC1.L, @$AR1
IRAM: 0557; load new word from AR3 data stream
IRAM: 0557
                         LRRI
                                        $AXO.H, @$AR3
IRAM: 0558 ; ac1 += ac0
IRAM: 0558; load new AXO.L from AR3 stream
IRAM: 0558
                         ADD'L
                                        $ACC1, $ACC0 : $AXO.L, @$AR3
IRAM: 0559 ; same product as above the loop
IRAM: 0559; *(u32*)ar1++ = ac1.ml
IRAM: 0559 ; this overwrites the previous value
IRAM: 0559
                         MULX'S
                                        $AXO.L, $AX1.L : @$AR1, $AC1.M
IRAM: 055A
IRAM: 055A loc_55A:
                                                 ; CODE XREF: transform_buffer_section+71j
                         MULXMV
IRAM: 055A
                                        $AXO.H, $AX1.L, $ACCO : @$AR1, $AC1.L
IRAM: 055B ; BLOOPI_END
IRAM: 055B
                         RET
IRAM: 055B; End of function transform_buffer_section
   Pseudocode for this could be
void command_1(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++; // AXO
    i16 scale = *command_stream++; // AX1.L
    transform_buffer(mmaddr, scale, 0x0);
    scale = *command_stream++;
    transform_buffer(mmaddr, scale, 0x400);
    scale = *command_stream++;
    transform_buffer(mmaddr, scale, 0x7c0);
void transform_buffer(u32 mmaddr, i16 scale, u16* buffer) {
    dma_to_dmem(0xe44, mmaddr, 0xc0); // bytes, not words
    mmaddr += 0xc0;
    // note: we call transform_buffer_section a total of 4 * 2 + 2 times
    // this function transforms 0x30 u32's
    // that's a total of (4 * 2 + 2) * 0x30 * 2 = 0x3c0 DSP words transformed!
    wait_for_dma_finish();
    for (int i = 0; i < 4; i++) {
        dma_to_dmem(0xea4, mmaddr, 0xc0); // bytes, not words
        mmaddr += 0xc0;
```

```
transform_buffer_section(0xe44, scale, buffer);
        dma_to_dmem(0xe44, mmaddr, 0xc0); // bytes, not words
        mmaddr += 0xc0;
        transform_buffer_section(0xea4, scale, buffer);
    }
    dma_to_dmem(0xea4, mmaddr, 0xc0);
    mmaddr += 0xc0;
    transform_buffer_section(0xe44, scale, buffer);
    transform_buffer_section(0xea4, scale, buffer);
}
void transform_buffer_section(u16* data, i16 scale, u16* &buffer) {
    // data in AR3
    // buffer in AR1, IX1 = -1 to not change AR1 in first read
    // scale in AX1.L
    u32 base = ((*data++) << 16) | (*data++); // AXO
    for (int i = 0; i < 0x30; i++) {
        i32 data_value = ((*data++) << 16) | *(data++);
        i32 buffer_value = ((*buffer) << 16) | *(buffer + 1);</pre>
        i32 scaled = (data_value * scale) >> 16;
        scaled += buffer_value;
        *buffer++ = scaled >> 16;
        *buffer++ = scaled;
}
```

2.1.3 Command 0x2

This DMAs a struct of settings from main memory to 0x0b80. It stores pointers to buffer sections to 0x0e08. It also DMAs data to the intermediate section at 0x03c0.

Depending on the data in the DMAd struct, it either sets some pointers to <code>0x0ce0</code> (end of command stream?), or it overwrites the command stream with new data and sets the pointers to addresses relative to <code>0x0cc0</code> (command stream start).

Assembly for this is

```
: ======= S U B R O U T I N E ================================
IRAM: 01BC
IRAM: 01BC
IRAM: 01BC command_2:
                                                   ; DATA XREF: IRAM:command_jump_table+o
IRAM: 01BC
                          CLR
                                          $ACCO
IRAM: 01BD ; read mmaddr from command stream
                                          $ACC1: $ACO.M, @$ARO
IRAM: 01BD
                          CLR L
IRAM: 01BE
                          SET16 L
                                          $AC1.M : @$ARO
IRAM: 01BF ; start DMA to DSP DMEM Oxb80 of length Oxc0
IRAM: 01BF; this probably holds some settings or a struct
IRAM: 01BF
                                          DMAMMADDRH, $ACO.M
                          SRS
IRAM: 01CO
                          SRS
                                          DMAMMADDRL, $AC1.M
IRAM: 01C1
                          SI
                                          DMADSPADDR, 0xB80
IRAM: 01C3
                          ST
                                          DMAControl, 0
IRAM: 01C5
                          SI
                                          DMALength, 0xC0
IRAM: 01C7
                          LRI
                                          $AR2, buffer_sections_E08
IRAM: 01C9 ; store addresses of buffer sections to DMEM Oxe08
```

```
IRAM: 01C9
                                           $AC1.M, 0
IRAM: 01CB
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01CC
                                           $AC1.M, 0x140
                           LRI
IRAM: 01CE
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01CF
                                            $AC1.M, 0x280
                           LRI
IRAM: 01D1
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01D2
                                           $AC1.M, 0x400
                           LRI
IRAM: 01D4
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01D5
                           LRI
                                           $AC1.M, 0x540
IRAM: 01D7
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01D8
                                           $AC1.M, 0x680
                           LRI
IRAM: O1DA
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01DB
                                           $AC1.M, 0x7C0
                           LRI
IRAM: 01DD
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01DE
                                           $AC1.M, 0x900
                           LRI
IRAM: 01E0
                                           @$AR2, $AC1.M
                           SRRI
IRAM: 01E1
                           T.R.T
                                           $AC1.M, 0xA40
IRAM: 01E3
                           SR.R.T
                                           @$AR2, $AC1.M
IRAM: 01E4
                           CALL
                                           wait_for_dma_finish_0
IRAM: 01E6 ; load address from DMA'ed settings and start DMA to DSP 0x3c0
IRAM: 01E6 of length 0x80
IRAM: 01E6
                                           $ACO.M, loc_BA6+1
                           LR
IRAM: 01E8
                           LR
                                           $AC1.M, DMEM_BA8
IRAM: 01EA
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 01EB
                                           DMAMMADDRL, $AC1.M
                           SRS
IRAM: 01EC
                                           DMADSPADDR, 0x3C0
                           SI
IRAM: 01EE
                           SI
                                           DMAControl, 0
IRAM: 01F0
                           SI
                                           DMALength, 0x80
IRAM: 01F2
                           CLR
                                           $ACCO
IRAM: 01F3
                                           $ACC1
                           CLR
IRAM: 01F4 ; load offset from DMA'ed data and copy value from Oxb31 + offset to E15
IRAM: 01F4
                           LR
                                           $ACO.M, DMEM_B84
IRAM: 01F6
                           LRI
                                           $AC1.M, 0xB31
IRAM: 01F8
                           ADD
                                           $ACCO, $ACC1
IRAM: 01F9
                                           $AR3, $ACO.M
                           MRR
IRAM: 01FA
                           ILRR
                                           $ACO.M, @$AR3
IRAM: 01FB
                                           DMEM_E15, $ACO.M
                           SR
IRAM: 01FD; load offset from DMA'ed data and copy value from 0xb34 + offset to E16
IRAM: 01FD
                                          $ACO.M, DMEM_B85
                           LR
IRAM: 01FF
                                           $AC1.M, 0xB34
                           T.R.T
IRAM: 0201
                                           $ACCO, $ACC1
                           ADD
IRAM: 0202
                           MRR
                                           $AR3, $ACO.M
IRAM: 0203
                                           $ACO.M, @$AR3
                           ILRR
IRAM: 0204; load offset from DMA'ed data and copy value from Oxb11 + offset to E14
IRAM: 0204
                                           DMEM_E16, $ACO.M
                           SR
IRAM: 0206
                           LR
                                           $ACO.M, DMEM_B86
IRAM: 0208
                           LRI
                                           $AC1.M, 0xB11
IRAM: 020A
                           ADD
                                           $ACCO, $ACC1
IRAM: 020B
                                           $AR3, $ACO.M
                           MRR
IRAM: 020C
                                            $ACO.M, ©$AR3
                           ILRR
IRAM: 020D
                                           DMEM_E14, $ACO.M
                           SR
IRAM: 020F; if [B9B] == 0: jump
IRAM: 020F
                           CLR
                                           $ACCO
IRAM: 0210
                           LR
                                           $ACO.M, DMEM_B9B
IRAM: 0212
                           TST
                                           $ACCO
IRAM: 0213
                                           b9b_zero
                           JZ
IRAM: 0215 ; else
IRAM: 0215
                           CLR
                                           $ACC1
```

```
IRAM: 0216; store offsets relative to cc0 (command stream start) to E40/41/42/43
IRAM: 0216
                                      $AC1.M, loc_B9E
                        LR
IRAM: 0218
                                      $AC1.M, OxCCO
                        ADDI
IRAM: 021A
                        SR
                                      cmd2_DMEM_E40_start, $AC1.M
IRAM: 021C
                        LR
                                      $AC1.M, loc_B9F
IRAM: 021E
                        ADDI
                                     $AC1.M, OxCCO
IRAM: 0220
                                      cmd2_DMEM_E41_end, $AC1.M
                        SR
IRAM: 0222
                        LRI
                                     $AC1.M, OxCEO
IRAM: 0224
                        SR
                                      cmd2_DMEM_E42, $AC1.M
IRAM: 0226
                        SR
                                      cmd2_DMEM_E43, $AC1.M
IRAM: 0228
                        CALL
                                      wait_for_dma_finish_0
IRAM: 022A ; load DMA address from transferred data and start DMA to DSP DMEM CCO of length 0x40
IRAM: 022A
                  LR
                                     $ACO.M, DMEM_B9C
IRAM: 022C
                        SRS
                                     DMAMMADDRH, $ACO.M
IRAM: 022D
                        LR
                                      $ACO.M, DMEM_B9D
IRAM: 022F
                        SRS
                                     DMAMMADDRL, $ACO.M
IRAM: 0230
                        SI
                                     DMADSPADDR, 0xCC0
IRAM: 0232
                                     DMAControl, 0
                        SI
IRAM: 0234
                        SI
                                      DMALength, 0x40
IRAM: 0236
                        CALL
                                      wait_for_dma_finish_0
IRAM: 0238
                        JMP
                                     receive_command
IRAM: 023A ; -----
IRAM: 023A; store end of command stream (?) to E40/41/42/43
IRAM: 023A
IRAM: 023A b9b_zero:
                                               ; CODE XREF: command_2+57fj
IRAM: 023A
                        LRI
                                      $AC1.M, OxCEO
IRAM: 023C
                        SR
                                      cmd2_DMEM_E42, $AC1.M
IRAM: 023E
                        SR
                                      cmd2_DMEM_E40_start, $AC1.M
IRAM: 0240
                        SR
                                      cmd2_DMEM_E41_end, $AC1.M
IRAM: 0242
                        SR
                                      cmd2_DMEM_E43, $AC1.M
IRAM: 0244
                        CALL
                                      wait_for_dma_finish_0
IRAM: 0246
                        JMP
                                      receive_command
IRAM: 0246 ; End of function command_2
   And pseudocode could be
extern u16* buffer_sections[9]; // DMEM E08
extern u16 data_e14, data_e15, data_e16;
extern u16* data_e40, data_e41, data_e42, data_e43;
extern struct* structb80;
void command_2(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | (*command_stream++);</pre>
    // the DMAd data is not a simple array, but a struct
    dma_to_dmem(structb80, mmaddr, 0xc0);
    buffer_sections = {
        0x0, 0x140, 0x280, 0x400, 0x540, 0x680, 0x7c0, 0x900, 0xa40
    };
    wait_for_dma_finish();
    mmaddr = (structb80[0x27] << 16) | structb80[0x28];
    dma_to_dmem(0x3c0, mmaddr, 0x80);
```

```
data_e15 = (structb80[0x4]) + 0xb31;
    data_e16 = (structb80[0x5]) + 0xb34;
    data_e14 = (structb80[0x6]) + 0xb11;
    if (structb80[0x1b]) {
        data_e40 = 0xcc0 + structb80[0x1e];
        data_e41 = 0xcc0 + structb80[0x1f];
        data_e42 = 0xce0;
        data_e43 = 0xce0;
        wait_for_dma_finish();
        mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];
        dma_to_dmem(0xcc0, mmaddr, 0x40);
    }
    else {
        data_e40 = 0xce0; // address
        data_e41 = 0xce0; // address
        data_e42 = 0xce0; // address
        data_e43 = 0xce0; // address
        wait_for_dma_finish();
    }
}
```

2.1.4 Command 0x3

This command uses the struct transferred by command 2 to transfer and transform other data. The code is quite complex, but here is the assembly

```
IRAM: 0248
IRAM: 0248
IRAM: 0248 command_3:
                                               ; CODE XREF: command_3+1B94j
IRAM: 0248
                                               ; command_3+1C9 \( j \)
IRAM: 0248
                                               ; DATA XREF: ...
IRAM: 0248
                        SET16
IRAM: 0249 ; save command_stream pointer
IRAM: 0249
                      SR
                                      cmd3_temp_command_stream, $ARO
IRAM: 024B; ARO holds pointer to address in region where cmd2 DMAs to
IRAM: 024B; AR1 holds pointer to start of region cmd2 DMAs to (second DMA)
IRAM: 024B
IRAM: 024B; aro: buffer_ba2
IRAM: 024B; ar1: buffer_3c0
IRAM: 024B
                                       $ARO, OxBA2
                        LRI
IRAM: 024D
                        LRI
                                       $AR1, 0x3C0
IRAM: 024F
                        LRIS
                                       $ACO.M, 5
IRAM: 0250
                        SR
                                       cmd3_loop_counter, $ACO.M
IRAM: 0252
                        CLR
IRAM: 0253 ; load loop length from buffer_ba2
IRAM: 0253
IRAM: 0253 cmd3_loop_5_start:
                                               ; CODE XREF: command_3+1094j
IRAM: 0253
                        CLR'L
                                      $ACCO: $AXO.H, @$ARO
IRAM: 0254
                                       $AC1.M, 0xB80
                        LRI
IRAM: 0256
                        BLOOP
                                       $AXO.H, loc_25B
IRAM: 0258; dest = *(buffer_3c0++) + 0xb80
```

```
IRAM: 0258
                         LRRI
                                        $ACO.M, @$AR1
IRAM: 0259
                         ADD'L
                                        $ACCO, $ACC1 : $AX1.L, @$AR1
IRAM: 025A
                                        $AR2, $ACO.M
                         MRR
IRAM: 025B; *dest = *(buffer_3c0++)
IRAM: 025B
IRAM: 025B loc_25B:
                                                 ; CODE XREF: command_3+E†j
IRAM: 025B
                         SRR
                                        @$AR2, $AX1.L
IRAM: 025C ; BLOOP END
IRAM: 025C
IRAM: 025C ; save buffer_3c0 end pointer to E05
IRAM: 025C ; save buffer_ba2 end pointer to E06 (should just be ba3)
                                  $AR3, cmd3_temp_AR1
IRAM: 025C
                         LRI
IRAM: 025E
                         SRRI
                                        @$AR3, $AR1
                         SRRI
IRAM: 025F
                                        @$AR3, $ARO
IRAM: 0260 ; check flag in struct from command 2
                        LR
                               $ACO.M, cmd3_flag_B87
IRAM: 0262
                         CMPIS
                                      $ACO.M, 1
IRAM: 0263
                         JZ
                                        cmd3_struct_flag_1
IRAM: 0265
                         JMP
                                       cmd3_struct_flag_0
IRAM: 0267 ; -----
IRAM: 0267 if [b87] == 1
IRAM: 0267
IRAM: 0267 cmd3_struct_flag_1:
                                                ; CODE XREF: command_3+1Bfj
IRAM: 0267
          LR
                                      $ACO.M, cmd2_DMEM_E42
IRAM: 0269 ; load pointer setup by command 2
IRAM: 0269 ; load value from E15 (from struct, setup by command 2)
IRAM: 0269
                                       byte_E1C, $ACO.M
IRAM: 026B; call pointer
IRAM: 026B
                                        $AR3, DMEM_E15
                         LR
IRAM: 026D
                         CALLR
                                        $AR3
IRAM: 026E; reset state
IRAM: 026E
                         SET16
IRAM: 026F
                         M2
IRAM: 0270
                         CLR
                                        $ACCO
IRAM: 0271
                        CLR
                                        $ACC1
IRAM: 0272 ; load data from struct
              LR
IRAM: 0272
                                        $ACO.M, loc_BB3
IRAM: 0274
                                        $AC1.M, loc_BB2
IRAM: 0276; ac1.m = [bb3] + [bb2]
IRAM: 0276; ax0.l = [bb2]
IRAM: 0276; ax1.h = [bb3] << 1
IRAM: 0276; ac0.m = [bb2]
IRAM: 0276 ; ax0.l = 0x8000
IRAM: 0276
                         MRR
                                        $AXO.L, $AC1.M
IRAM: 0277
                         ADD
                                        $ACC1, $ACCO
IRAM: 0278
                         ASL
                                        $ACCO, 1
IRAM: 0279
                         SET15 MV
                                        $AX1.H : $ACO.M
IRAM: 027A
                                        $ACO.M, $AXO.L
                         MRR
IRAM: 027B
                                        $AXO.L, 0x8000
                        LRI
IRAM: 027D; load pointer to e44
              LRI
IRAM: 027D
                                        $ARO, byte_E44
IRAM: 027F; prod = ax0.l * ax1.l
IRAM: 027F; *buffer_e44++ = ac0.m
IRAM: 027F ; repeatedly:
IRAM: 027F; ac0 += prod
IRAM: 027F; prod = ax0.l * ax1.l
IRAM: 027F; *buffer_e44++ = ac1.m
IRAM: 027F; ac1 += prod
```

```
IRAM: 027F ;
                prod = ax0.l * ax1.l
IRAM: 027F ;
                *buffer_e44++ = ac0.m
IRAM: 027F
                          MULX
                                          $AXO.L, $AX1.H : @$ARO, $ACO.M
IRAM: 0280
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC'S
IRAM: 0281
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0282
                          MULXAC
IRAM: 0283
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0284
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC
IRAM: 0285
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC S
IRAM: 0286
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0287
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0288
                          MULXAC'S
IRAM: 0289
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028A
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 028B
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028C
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 028D
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC'S
                          MULXAC
IRAM: 028E
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028F
IRAM: 0290
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0291
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0292
                          MULXAC
IRAM: 0293
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0294
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0295
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0296
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0297
                          MULXAC S
IRAM: 0298
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0299
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC'S
IRAM: 029A
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 029B
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXACIS
IRAM: 029C
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 029D
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 029E
                          MULXACIS
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 029F; store final resulting aco.m in struct
IRAM: 029F
                          SR
                                          loc_BB2, $ACO.M
IRAM: 02A1
                          SET40
IRAM: 02A2; pointer to buffer at Oxe44 again
IRAM: 02A2; load second word stored by command 2
IRAM: 02A2
                                          $ARO, byte_E44
                          LRI
IRAM: 02A4
                                          $AR1, cmd2_DMEM_E43
IRAM: 02A6
                          MRR
                                         $AR3, $AR1
IRAM: 02A7
                          LRRI
                                         $AXO.H, @$AR1
IRAM: 02A8
                          LRRI
                                         $AXO.L, @$ARO
IRAM: O2A9; AC[1 - d] = prod
IRAM: 02A9; prod = AXd.l * AXd.h
IRAM: 02A9; AX[1 - d].h = *buffer_pointed_by_e43
IRAM: 02A9; AX[1 - d].l = *buffer_e44++
IRAM: \overline{02}A9; *buffer_pointed_by_e43++ = AC[1 - d].m // buffer_pointed_by_e43 in both ar1 and ar3
                          MUL'L
IRAM: 02A9
                                         $AXO.L, $AXO.H : $AX1.H, @$AR1
IRAM: 02AA
                          LRRI
                                          $AX1.L, @$ARO
IRAM: 02AB
                          MULMV L
                                         $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02AC
                          NXLS
                                         $AXO.L : $ACO.M
IRAM: 02AD
                          MULMV'L
                                         $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02AE
                          NX'LS
                                         $AX1.L : $AC1.M
IRAM: 02AF
                          MULMV'L
                                        $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02B0
                                        $AXO.L : $ACO.M
                          NXILS
IRAM: 02B1
                          MULMV'L
                                         $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
```

```
IRAM: 02B2
                           NX LS
                                           $AX1.L : $AC1.M
IRAM: 02B3
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02B4
                           NX LS
                                           $AXO.L : $ACO.M
IRAM: 02B5
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
                           MULMV'L
IRAM: 02B6
                           NX'LS
                                           $AX1.L : $AC1.M
IRAM: 02B7
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02B8
                           NX'LS
                                           $AXO.L : $ACO.M
IRAM: 02B9
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02BA
                           NX LS
                                           $AX1.L : $AC1.M
IRAM: 02BB
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
                           MULMV'L
IRAM: 02BC
                           NX LS
                                           $AXO.L : $ACO.M
IRAM: 02BD
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02BE
                           NX LS
                                           $AX1.L : $AC1.M
IRAM: 02BF
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02CO
                           NX LS
                                           $AXO.L : $ACO.M
IRAM: 02C1
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02C2
                           NX'LS
                                           $AX1.L : $AC1.M
IRAM: 02C3
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02C4
                                           $AXO.L : $ACO.M
                           NX'LS
                           MULMV'L
IRAM: 02C5
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02C6
                           NX'LS
                                           $AX1.L : $AC1.M
IRAM: 02C7
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02C8
                           NX'LS
                                           $AXO.L : $ACO.M
IRAM: 02C9
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
                                           $AX1.L : $AC1.M
IRAM: 02CA
                           NX LS
IRAM: 02CB
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02CC
                                           $AXO.L : $ACO.M
                           NX'LS
IRAM: 02CD
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02CE
                           NX'LS
                                           $AX1.L : $AC1.M
IRAM: 02CF
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02D0
                           NX'LS
                                           $AXO.L : $ACO.M
IRAM: 02D1
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02D2
                                           $AX1.L : $AC1.M
                           NX LS
IRAM: 02D3
                           MULMV
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02D4
                           NX'LS
                                           $AXO.L : $ACO.M
IRAM: 02D5
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
                           MULMV'L
IRAM: 02D6
                           NX'LS
                                           $AX1.L : $AC1.M
IRAM: 02D7
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02D8
                           NX'LS
                                           $AXO.L : $ACO.M
IRAM: 02D9
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02DA
                                           $AX1.L : $AC1.M
                           NX'LS
IRAM: 02DB
                           MULMV'L
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02DC
                           NX LS
                                           $AXO.L : $ACO.M
IRAM: 02DD
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02DE
                           NX LS
                                           $AX1.L : $AC1.M
                           MULMV'L
IRAM: 02DF
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02E0
                           NX LS
                                           $AXO.L : $ACO.M
IRAM: 02E1
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02E2
                           NX'LS
                                           $AX1.L : $AC1.M
IRAM: 02E3
                                           $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
                           MULMV'L
IRAM: 02E4
                           NX'LS
                                           $AXO.L : $ACO.M
IRAM: 02E5
                           MULMV'L
                                           $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02E6
                           NX LS
                                           $AX1.L : $AC1.M
IRAM: 02E7
                           MULMV
                                           $AX1.L, $AX1.H, $ACCO
IRAM: 02E8 ; last step is different
IRAM: 02E8
                                           $ACC1 : @$AR3, $ACO.M
                           MOVP'S
IRAM: 02E9
                           SRRI
                                           @$AR3, $AC1.M
IRAM: 02EA ; call data from command 2
```

```
IRAM: 02EA
                                      $AR3, DMEM_E14
                       LR
IRAM: 02EC ; reset state
IRAM: 02EC
                        SET40
IRAM: 02ED
                         SET15
IRAM: 02EE
                         M2
IRAM: 02EF
                        CALLR
                                        $AR3
IRAM: 02F0
                                        $ACCO
                         CLR
IRAM: 02F1 ; load data from struct
                                        $ACO.M, DMEM_B9B
IRAM: 02F1
IRAM: 02F3
                         TST
                                        $ACCO
IRAM: 02F4
                         JΖ
                                        cmd3_struct_data_0
IRAM: 02F6 ; transfer data from command 2
IRAM: 02F6
                       LR
                                       $ACO.M, cmd2_DMEM_E42
IRAM: 02F8
                         SR
                                       cmd2_DMEM_E43, $ACO.M
IRAM: 02FA
                         CLR
                                       $ACCO
IRAM: 02FB
                                       $ACC1
                         CLR
IRAM: 02FC
                         T.R.
                                       $ACO.M, loc_B9E
IRAM: 02FE
                                       $AC1.M, loc_BAO
                         LR
IRAM: 0300
                         CMP
IRAM: 0301; if [b9e] <= [ba0]:
IRAM: 0301 ; [b9e]++
IRAM: 0301 ; else:
IRAM: 0301 ; [b9e]--
IRAM: 0301
                                      loc 306
                        JLE
IRAM: 0303
                                      $ACO.M
                        DECM
IRAM: 0304
                         JMP
                                       loc_309
IRAM: 0306 ; ----
IRAM: 0306
IRAM: 0306 loc_306:
                                                 ; CODE XREF: command_3+B9†j
IRAM: 0306
                         JZ
                                      loc_309
IRAM: 0308
                         INCM
                                       $ACO.M
IRAM: 0309
IRAM: 0309 loc_309:
                                                ; CODE XREF: command_3+BC1j
IRAM: 0309
                                                ; command_3:loc_3061j
                   SR loc_B9E : $ACO.M,
IRAM: 0309
IRAM: 030B; [e40] = [e43] + 0xe0 + [b9e] // the incr/decr [b9e]
                        LR $AC1.M, cmd2_DMEM_E43
IRAM: 030B
                                      $AC1.M, OxEO
IRAM: 030D
                         ADDIS
IRAM: 030E
                         ADD
                                      $ACCO, $ACC1
IRAM: 030F
                                       cmd2_DMEM_E40_start, $ACO.M
                         SR.
IRAM: 0311
                         CLR
                                       $ACCO
IRAM: 0312
                         CLR
                                        $ACC1
IRAM: 0313 ; if [b9f] <= [ba1]:</pre>
IRAM: 0313 ; [b9f]++
IRAM: 0313 ; else:
IRAM: 0313 ; [b9f]--
IRAM: 0313
                                       $ACO.M, loc_B9F
                        LR
IRAM: 0315
                                        $AC1.M, loc_BA1
                         LR
IRAM: 0317
                         CMP
IRAM: 0318
                         JLE
                                       loc_31D
IRAM: 031A
                         DECM
                                       $ACO.M
IRAM: 031B
                         JMP
                                       loc_320
IRAM: 031D ; -----
IRAM: 031D
IRAM: 031D loc_31D:
                                                 ; CODE XREF: command_3+DO1j
IRAM: 031D
                         JZ
                                      loc_320
IRAM: 031F
                        INCM
                                       $ACO.M
IRAM: 0320
```

```
IRAM: 0320 loc_320:
                                                            ; CODE XREF: command_3+D3fj
IRAM: 0320
                                                           ; command_3:loc_31D†j
IRAM: 0320
                       SR
                                                 loc_B9F : $ACO.M,
IRAM: 0322; [e41] = [e43] + 0xe0 + [b9f]
                                       $AC1.M, cmd2_DMEM_E43
IRAM: 0322
                              LR
IRAM: 0324
                              ADDIS
                                               $AC1.M, OxEO
IRAM: 0325
                                               $ACCO, $ACC1
                               ADD
IRAM: 0326
                               SR
                                               cmd2_DMEM_E41_end, $ACO.M
IRAM: 0328
                               JMP
                                               cmd3_struct_flag_0
IRAM: 032A ; -----
IRAM: 032A
                                                           ; CODE XREF: command_3+ACtj
IRAM: 032A cmd3_struct_data_0:
IRAM: 032A
                                                $ACO.M, cmd2_DMEM_E42
              LR
IRAM: 032^{\circ}C; [e40] = [e41] = [e43] = [e42]
IRAM: 032C
                             SR
                                                 cmd2_DMEM_E40_start, $ACO.M
IRAM: 032E
                               SR
                                                cmd2_DMEM_E41_end, $ACO.M
IRAM: 0330
                               SR
                                                cmd2_DMEM_E43, $ACO.M
IRAM: 0332 if [b87] != 1
IRAM: 0332
IRAM: 0332 cmd3_struct_flag_0:
                                                            ; CODE XREF: command_3+1Dfj
IRAM: 0332
                                                            ; command_3+E01j
IRAM: 0332
                                                 $ACCO
                              CLR
IRAM: 0333 ; reset state
IRAM: 0333
                              SET16
IRAM: 0334
                              CLRP
IRAM: 0335
                               CLR
                                                 $ACC1
IRAM: 0336
                               MRR
                                                 $PROD.M2, $ACO.M
IRAM: 0337
                               LRIS
                                                 $ACO.M, 0x40
IRAM: 0338 ; prod.m = 0x40
IRAM: 0338 ; ac1.m - 0x40
IRAM: 0338; ar0 = ar3 = 0xe08
IRAM: 0338
                               MRR
                                                 $PROD.M1, $ACO.M
IRAM: 0339
                               LRI
                                                 $AR3, buffer_sections_E08
IRAM: 033B
                                                $ARO, $AR3
                               MRR
IRAM: 033C
                              MRR
                                                 $AC1.M, $PROD.M1
IRAM: 033D; ax0.h = *buffer_sections_e08++;
IRAM: 033D ; first step is slightly different
IRAM: 033D ; repeatedly:
IRAM: 033D; ac0.hm = prod.m (=0x40) + ax0.h
IRAM: 033D ;
              ax1.h = *buffer_sections_e08;
               *buffer_sections_e08 = ac1.m;
IRAM: 033D ;
              buffer_sections_e08++; // both ARO and AR3
IRAM: 033D ;
IRAM: 033D; ac1.hm = prod.m (=0x40) + ax1.h
IRAM: 033D; ax0.h = *buffer_sections_e08;
IRAM: 033D; *buffer_sections_e08 = ac0.m;
IRAM: 033D ; buffer_sections_e08++; // both ARO and AR3
IRAM: 033D
IRAM: 033D
                               LRRI
                                                 $AXO.H, @$ARO
                             ADDPAXZ'LS $ACC1, $AX1 : $AX0.H, $AC0.M

ADDPAXZ'LS $ACC1, $AX1 : $AX0.H, $AC0.M

ADDPAXZ'LS $ACC0, $AX0 : $AX1.H, $AC1.M

ADDPAXZ'LS $ACC1, $AX1 : $AX0.H, $AC0.M

ADDPAXZ'LS $ACC1, $AX1 : $AX0.H, $AC1.M

ADDPAXZ'LS $ACC0, $AX0 : $AX1.H, $AC1.M

ADDPAXZ'LS $ACC1, $AX1 : $AX0.H, $AC0.M

ADDPAXZ'LS $ACC1, $AX1 : $AX0.H, $AC1.M

SRRI $$ACC0, $AX0 : $$AR3, $AC1.M
IRAM: 033E
IRAM: 033F
IRAM: 0340
IRAM: 0341
IRAM: 0342
IRAM: 0343
IRAM: 0344
IRAM: 0345
IRAM: 0346
                                                 @$AR3, $ACO.M
IRAM: 0347
                               SRRI
```

```
IRAM: 0348; ac0.m = (*buffer_e04++) - 1;
IRAM: 0348; ar1 = *buffer_e04++;
IRAM: 0348; ar0 = *buffer_e04++;
IRAM: 0348
                                           $AR3, cmd3_loop_counter
IRAM: 034A
                           CLR
                                           $ACCO
IRAM: 034B
                                           $ACC1: $ACO.M, @$AR3
                           CLR'L
IRAM: 034C
                                           $AR1, @$AR3 ; data_E05
                           LRRI
IRAM: 034D
                           LRRI
                                           $ARO, @$AR3 ; cmd3_temp_ARO
IRAM: 034E
                           DECM
                                           $ACO.M
IRAM: 034F
                           SR
                                           cmd3_loop_counter, $ACO.M
IRAM: 0351 ; while (loop_counter)
IRAM: 0351
                           JNZ
                                           cmd3_loop_5_start
IRAM: 0353
                           SET16
IRAM: 0354
                           CLR
                                           $ACCO
IRAM: 0355
                                           $ACO.M, DMEM_B9B
IRAM: 0357
                           TST
                                           $ACCO
IRAM: 0358; if ([b9b] == 0)
IRAM: 0358
                           JΖ
                                          cmd3_b9b_zero
IRAM: 035A; DMA to MMEM from address stored in [e1c]
IRAM: 035A
                                           $ACO.M, DMEM_B9C
                           LR
IRAM: 035C
                           LR
                                           $ACO.L, DMEM_B9D
IRAM: 035E
                           SRS
                                          DMAMMADDRH, $ACO.M
IRAM: 035F
                           SRS
                                          DMAMMADDRL, $ACO.L
IRAM: 0360
                           CLR
                                           $ACCO
IRAM: 0361
                                           $ACO.M, byte_E1C
                           T.R.
IRAM: 0363
                           SRS
                                          DMADSPADDR, $ACO.M
IRAM: 0364
                           SI
                                          DMAControl, 1
IRAM: 0366
                           SI
                                          DMALength, 0x40
IRAM: 0368
                                          wait_for_dma_finish_0
                           CALL
IRAM: 036A; same sort of setup as in command 2
IRAM: 036A
IRAM: 036 A cmd3_b9b_zero:
                                                    ; CODE XREF: command_3+110†j
IRAM: 036A
                           CLR
                                           $ACCO
IRAM: 036B
                           CLR
                                           $ACC1
                                           $ACO.M, loc_B82
IRAM: 036C
                           LR
IRAM: 036E
                           LR
                                           $AC1.M, loc_B83
IRAM: 0370
                                          DMAMMADDRH, $ACO.M
                           SRS
                                          DMAMMADDRL, $AC1.M
IRAM: 0371
                           SRS
IRAM: 0372
                           SI
                                           DMADSPADDR, 0xB80
IRAM: 0374
                           SI
                                          DMAControl, 1
IRAM: 0376
                           SI
                                          DMALength, 0xC0
IRAM: 0378
                           CALL
                                           wait_for_dma_finish_0
IRAM: 037A
                           CLR
                                           $ACCO
IRAM: 037B
                           LR
                                           $ACO.M, loc_B80
IRAM: 037D
                           LR
                                           $ACO.L, loc_B81
IRAM: 037F
                           TST
                                           $ACCO
IRAM: 0380
                           JNZ
                                           loc_386
IRAM: 0382 ; restore command_stream pointer
IRAM: 0382
                          LR
                                           $ARO, cmd3_temp_command_stream
IRAM: 0384
                           JMP
                                           receive_command
IRAM: 0386 ; ----
IRAM: 0386
IRAM: 0386 loc_386:
                                                    ; CODE XREF: command_3+138†j
IRAM: 0386
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 0387
                           SRS
                                          DMAMMADDRL, $ACO.L
IRAM: 0388
                                          DMADSPADDR, 0xB80
                           SI
IRAM: 038A
                                          DMAControl, 0
                           SI
IRAM: 038C
                           SI
                                           DMALength, 0xC0
```

TDAM OSOE	IDT	ΦΑΡΟ 1
IRAM: 038E	LRI	\$AR2, buffer_sections_E08
IRAM: 0390	LRI	\$AC1.M, 0
IRAM: 0392	SRRI	@\$AR2, \$AC1.M
IRAM: 0393	LRI	\$AC1.M, 0x140
IRAM: 0395	SRRI	@\$AR2, \$AC1.M
IRAM: 0396	LRI	\$AC1.M, 0x280
IRAM: 0398	SRRI	@\$AR2, \$AC1.M
IRAM: 0399	LRI	\$AC1.M, 0x400
IRAM: 039B	SRRI	@\$AR2, \$AC1.M
IRAM: 039C	LRI	\$AC1.M, 0x540
IRAM: 039E	SRRI	@\$AR2, \$AC1.M
IRAM: 039F	LRI	\$AC1.M, 0x680
IRAM: 03A1	SRRI	@\$AR2, \$AC1.M
IRAM: 03A2	LRI	\$AC1.M, 0x7C0
IRAM: 03A4	SRRI	@\$AR2, \$AC1.M
IRAM: 03A5	LRI	\$AC1.M, 0x900
IRAM: 03A7	SRRI	@\$AR2, \$AC1.M
IRAM: 03A8	LRI	\$AC1.M, OxA40
IRAM: 03AA	SRRI	@\$AR2, \$AC1.M
IRAM: 03AB	CALL	wait_for_dma_finish_0
IRAM: 03AD	LR	\$ACO.M, loc_BA6+1
IRAM: 03AF	LR	\$AC1.M, DMEM_BA8
IRAM: 03B1	SRS	DMAMMADDRH, \$ACO.M
IRAM: 03B2	SRS	DMAMMADDRL, \$AC1.M
IRAM: 03B3	SI	DMADSPADDR, 0x3C0
IRAM: 03B5	SI	DMAControl, 0
IRAM: 03B7	SI	DMALength, 0x80
<u> </u>		
IRAM: 03B9	CLR	\$ACCO
IRAM: 03BA	CLR	\$ACC1
IRAM: 03BB	LR	\$ACO.M, DMEM_B84
IRAM: 03BD	LRI	\$AC1.M, 0xB31
IRAM: 03BF	ADD	\$ACCO, \$ACC1
IRAM: 03CO	MRR	\$AR3, \$ACO.M
IRAM: 03C1	ILRR	\$ACO.M, @\$AR3
IRAM: 03C2	SR	DMEM_E15, \$ACO.M
IRAM: 03C4	LR	\$ACO.M, DMEM_B85
IRAM: 03C6	LRI	\$AC1.M, 0xB34
IRAM: 03C8		\$ACCO, \$ACC1
<u> </u>	ADD	
IRAM: 03C9	MRR	\$AR3, \$ACO.M
IRAM: 03CA	ILRR	\$ACO.M, @\$AR3
IRAM: 03CB	SR	DMEM_E16, \$ACO.M
IRAM: 03CD	LR	\$ACO.M, DMEM_B86
IRAM: 03CF	LRI	\$AC1.M, OxB11
IRAM: 03D1	ADD	\$ACCO, \$ACC1
IRAM: 03D2	MRR	\$AR3, \$ACO.M
IRAM: 03D3	ILRR	\$ACO.M, @\$AR3
IRAM: 03D4	SR	DMEM_E14, \$ACO.M
IRAM: 03D6	CLR	\$ACCO
IRAM: 03D7	LR	\$ACO.M, DMEM_B9B
IRAM: 03D9	TST	\$ACCO
IRAM: 03DA	JZ	loc_403
IRAM: 03DC	CLR	\$ACC1
IRAM: 03DD	LR	\$AC1.M, loc_B9E
IRAM: 03DF	ADDI	\$AC1.M, OxCCO
IRAM: 03E1	SR	cmd2_DMEM_E40_start, \$AC1.M
IRAM: 03E3	LR	\$AC1.M, loc_B9F
IRAM: 03E5	ADDI	\$AC1.M, OxCCO
		-
IRAM: 03E7	SR	cmd2_DMEM_E41_end, \$AC1.M

```
IRAM: 03E9
                                        $AC1.M, OxCEO
IRAM: 03EB
                                        cmd2_DMEM_E42, $AC1.M
                         SR
IRAM: 03ED
                                        cmd2_DMEM_E43, $AC1.M
                         SR
IRAM: 03EF
                                        wait_for_dma_finish_0
                         CALL
IRAM: 03F1
                                        $ACO.M, DMEM_B9C
                         LR
IRAM: 03F3
                         SRS
                                        DMAMMADDRH, $ACO.M
IRAM: 03F4
                                        $ACO.M, DMEM_B9D
                         LR
IRAM: 03F6
                         SRS
                                        DMAMMADDRL, $ACO.M
IRAM: 03F7
                         SI
                                        DMADSPADDR, 0xCC0
IRAM: 03F9
                         SI
                                        DMAControl, 0
IRAM: 03FB
                         SI
                                        DMALength, 0x40
IRAM: 03FD
                         CALL
                                        wait_for_dma_finish_0
IRAM: 03FF ; restore command_stream pointer
IRAM: 03FF
                                     $ARO, cmd3_temp_command_stream
                       LR.
IRAM: 0401
                         JMP
                                        command_3
IRAM: 0403 : ---
IRAM: 0403
IRAM: 0403 loc_403:
                                                 ; CODE XREF: command_3+192†j
                                        $AC1.M, OxCEO
IRAM: 0403
                         LRI
IRAM: 0405
                         SR
                                        cmd2_DMEM_E42, $AC1.M
IRAM: 0407
                         SR.
                                        cmd2_DMEM_E40_start, $AC1.M
IRAM: 0409
                         SR
                                      cmd2_DMEM_E41_end, $AC1.M
IRAM: 040B
                         SR
                                      cmd2_DMEM_E43, $AC1.M
IRAM: 040D
                         CALL
                                      wait_for_dma_finish_0
IRAM: 040F
                                        $ARO, cmd3_temp_command_stream
                         T.R.
IRAM: 0411
                         JMP
                                        command_3
   And pseudocode could be
extern u16* buffer_sections[9]; // DMEM E08
extern u16 data_e14, data_e15, data_e16;
extern u16* data_e40, data_e41, data_e42, data_e43;
extern struct* structb80;
extern struct* struct3c0;
void command_3(u16* &command_stream) {
    while (true) {
        u16* buffer_ar0 = &structb80[0x22];
        u16* buffer_ar1 = struct3c0;
        u16* ptr_e1c;
        // loop counter stored at OEO4
        for (int i = 0; i < 5; i++) {
             const u16 times = *buffer_ar0++;
             for (int j = 0; j < times; j++) {
                 structb80[*buffer_ar1++] = *buffer_ar1++;
             }
             u16* dest_buffer;
             if (structb80[0x7] == 1) {
                 byte_e1c = data_e42;
                 ((void (*)())data_e15)();
```

```
dest_buffer = 0xe44;
    i32 step = i16(structb80[0x32]) * i16(structb80[0x33] << 1);
   u32 value0 = structb80[0x32] << 16;
   u32 value1 = value0 + (structb80[0x33] << 16);</pre>
    for (int j = 0; j < 16; j++) {
        *dest_buffer++ = value0 >> 16;
        value0 += step;
        *dest_buffer++ = value1 >> 16;
        value1 += step;
    }
    structb80[0x32] = value0;
   u16* src_buffer = 0xe44; // ARO
    dest_buffer = data_e43; // AR3
    for (int j = 0; j < 32; j++) {
        *dest_buffer = (*src_buffer * *dest_buffer) >> 16;
        dest_buffer++;
        src_buffer++;
    }
    ((void (*)())data_e14)();
    if (structb80[0x1b]) {
        data_e43 = data_e42;
        if (structb80[0x1e] \le structb80[0x20]) {
            structb80[0x1e]++
        }
        else {
            structb80[0x1e]--;
        data_e40 = data_e43 + 0xe0 + structb80[0x1e];
        if (structb80[0x1f] \le structb80[0x21]) {
            structb80[0x1f]++
        }
        else {
            structb80[0x1f]--;
        data_e41 = data_e43 + 0xe0 + structb80[0x1f];
    }
    else {
        data_e40 = data_e41 = data_e43 = data_e42;
    }
for (int j = 0; j < 9; j++) {
    buffer_sections[j] += 0x40;
```

}

}

```
}
u32 mmaddr;
if (structb80[0x1b]) {
    mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];</pre>
    dma_dmem_to_mmem(mmaddr, ptr_e1c, 0x40);
    wait_for_dma_finish();
}
// DMA struct back to main memory
mmaddr = (structb80[0x2] << 16) | structb80[0x3];</pre>
dma_dmem_to_mmem(mmaddr, 0xb80, 0xc0);
wait_for_dma_finish();
mmaddr = (structb80[0x0] << 16) | structb80[0x1];</pre>
if (!mmaddr) {
    return;
}
if (mmaddr) {
    // same setup as command 2
    dma_to_dmem(structb80, mmaddr, 0xc0);
    buffer_sections = {
        0x0, 0x140, 0x280, 0x400, 0x540, 0x680, 0x7c0, 0x900, 0xa40
    };
    wait_for_dma_finish();
    mmaddr = (structb80[0x27] << 16) | structb80[0x28];</pre>
    dma_to_dmem(0x3c0, mmaddr, 0x80);
    data_e15 = (structb80[0x4]) + 0xb31;
    data_e16 = (structb80[0x5]) + 0xb34;
    data_e14 = (structb80[0x6]) + 0xb11;
    if (structb80[0x1b)] {
        data_e40 = 0xcc0 + (structb80[0x1e)];
        data_e41 = 0xcc0 + (structb80[0x1f)];
        data_e42 = 0xce0;
        data_e43 = 0xce0;
        wait_for_dma_finish();
        mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];</pre>
        dma_to_dmem(0xcc0, mmaddr, 0x40);
    }
    else {
        data_e40 = 0xce0; // address
        data_e41 = 0xce0; // address
        data_e42 = 0xce0; // address
        data_e43 = 0xce0; // address
```

```
wait_for_dma_finish();
}
}
```

2.1.5 Command 0x4, 0x5 and 0x9

These commands are all very similar. Command 0x9 only calls sub_484 with a pointer to the buffer at 0x7c0, while 0x4 and 0x5 DMA the buffers at 0x400 and 0x7c0 respectively, before also calling sub_484 with their respective buffers as arguments. Since they are so similar, I will only put the assembly for command 0x4 here.

```
IRAM: 0413 command_4:
                                                      ; DATA XREF: IRAM:command_jump_table+o
IRAM: 0413
                            SET16
IRAM: 0414; DMA 0x780 bytes to main mem from DSP DMEM 0x400
IRAM: 0414; MMADDR read from command stream
IRAM: 0414 ; then call sub_484 with 0x400
IRAM: 0414
                            LRI
                                            $IX2, 0x400
IRAM: 0416
                                            $ACCO
                            CLR
IRAM: 0417
                            CLR L
                                            $ACC1 : $ACO.M, @$ARO
IRAM: 0418
                            LRRI
                                            $ACO.L, @$ARO
IRAM: 0419
                            SRS
                                            DMAMMADDRH, $ACO.M
IRAM: 041A
                                            DMAMMADDRL, $ACO.L
                            SRS
IRAM: 041B
                            MRR
                                            $ACO.M, $IX2
IRAM: 041C
                                            DMADSPADDR, $ACO.M
                            SRS
IRAM: 041D
                            SI
                                            DMAControl, 1
IRAM: 041F
                            SI
                                            DMALength, 0x780
IRAM: 0421
                                            wait_for_dma_finish_0
                            CALI.
IRAM: 0423
                                            sub_484
                            CALL
IRAM: 0425
                            JMP
                                            receive_command
```

And the pseudocode for 0x4 and 0x5 is the same, except 0x5 uses 0x7c0 instead of 0x400:

```
void sub_484(u16* buffer); // in in IX2

void command_9(u16* &command_stream) {
    sub_484(0x7c0);
}

void command_4(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
    // 0x780 bytes, so precisely 0x3c0 words
    dma_dmem_to_mmem(mmaddr, 0x400, 0x780);
    wait_for_dma_finish();
    sub_484(0x400);
}</pre>
```

2.1.6 Command 0x6

Command 6 simply transfers the buffer at 0x0 back to main memory. The assembly is

```
IRAM: 0165 command_6: ; DATA XREF: IRAM: command_jump_table + o
IRAM: 0165 CLR $ACCO
```

```
IRAM: 0166
                          SET16
IRAM: 0167 DMA 0x780 bytes from DSP DMEM[0] to main mem address from command stream
IRAM: 0167
                                          $ACO.M, @$ARO
                          LRRI
                                          $ACO.L, @$ARO
IRAM: 0168
                          LRRI
IRAM: 0169
                          SRS
                                         DMAMMADDRH, $ACO.M
IRAM: 016A
                          SRS
                                         DMAMMADDRL, $ACO.L
IRAM: 016B
                          SI
                                         DMADSPADDR, 0
IRAM: 016D
                          SI
                                         DMAControl, 1
IRAM: 016F
                          SI
                                         DMALength, 0x780
IRAM: 0171
                          CALL
                                         wait_for_dma_finish_0
IRAM: 0173
                          JMP
                                         receive_command
IRAM: 0173 ; End of function command_6
   And pseudocode is
void command_6(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_dmem_to_mmem(mmaddr, 0, 0x780);
    wait_for_dma_finish();
}
2.1.7
       Command 0x7
2.1.8
        Command 0x8
```

2.1.0 Command 0x0

2.1.9 Command 0xa - 0xc

These commands immediately return on call.

void command_d(u16* &command_stream) {

2.1.10 Command 0xd

This command loads a new command stream to DMEM and resets the command_stream pointer.

```
IRAM: 01A9 command_d:
                                                     ; DATA XREF: IRAM:command_jump_table+o
IRAM: 01A9
                           SET16 L
                                           $ACO.M : @$ARO
IRAM: 01AA ; load main memory address and length from command stream
IRAM: O1AA
                           CLR'L
                                           $ACC1: $ACO.L, @$ARO
IRAM: 01AB
                           LRRI
                                           $AC1.M, @$ARO
IRAM: 01AC ; DMA to command stream address
IRAM: 01AC
                                           DMAMMADDRH, $ACO.M
                           SRS
IRAM: 01AD
                           SRS
                                           DMAMMADDRL, $ACO.L
                                           DMADSPADDR, 0xC00
IRAM: 01AE
                           ST
IRAM: 01B0
                           SI
                                           DMAControl, 0
IRAM: 01B2
                           ADDIS
                                           $AC1.M, 3
IRAM: 01B3
                           ANDI
                                           $AC1.M, OxFFF0
IRAM: 01B5; round to 16 byte blocks
IRAM: 01B5 ; DMALen = (len_from_stream + 3) & Oxfff0
IRAM: 01B5
                                           DMALength, $AC1.M
                           SRS
IRAM: 01B6
                                           wait_for_dma_finish_0
                           CALI.
IRAM: 01B8
                           LRI
                                           $ARO, 0xC00
IRAM: 01BA
                           JMP
                                           receive_command
   Pseudocode for this could be
```

u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>

```
u16 len = *command_stream++;
  dma_to_dmem(0xc00, mmaddr, (len + 3) & 0xfff0);
  wait_for_dma_finish();
  command_stream = 0xc00;
}
2.1.11 Command 0xe
2.1.12 Command 0xf
2.1.13 Command 0x10
2.1.14 Command 0x11
```