AXRE

A GameCube DSP UCode Documentation

Author: DenSinH

July 8, 2021

Contents

1	ROI	M																3
	1.1	Entry																3
2	UC	ode																7
	2.1	Memor	ry layout															11
	2.2	Comm	ands .															12
		2.2.1	Comma	nd 0x0														12
		2.2.2	Comma	nd 0x1														12
		2.2.3	Comma	nd 0x2														14
		2.2.4	Comma	nd 0x3														15
		2.2.5	Comma	nd 0x4	, 0x	5 a	nd	0x	9					 				18
		2.2.6	Comma	nd 0x6														19
		2.2.7	Comma	nd 0x7														19
		2.2.8	Comma	nd 0x8														19
		2.2.9	Comma	nd 0xa	- 0:	ХC												21
		2.2.10	Comma	nd 0xd														21
		2.2.11	Comma	nd Oxe														21
		2.2.12	Comma	nd Oxf														22
		2.2.13	Comma	nd 0x1	0.													23
		2.2.14	Comma	nd 0x1	1.													24
3	Zeld	la																25
\mathbf{A}	Asse	embly																28
	A.1	Comm	and 0x0															28
	A.2	Comm	and 0x1															32
	A.3	Comm	and $0x2$															35
	A.4	Comm	and $0x3$															37
	A.5	Comm	and $0x4$, 0x5 aı	nd 0	x9												45
	A.6	Comm	and $0x6$															48
	A.7	Comm	and 0x7															48
	A.8	Comm	and 0x8															49
	A.9	Comm	and 0xd															52
	A.10	Comm	and Oxe															52
	A.11	Comm	and $0xf$															53
	A.12	Comm	and 0x10	0														57
	1 10		104	4														F O

CONTENTS 1

This was done using IDA, and the IDA plugin for the GameCube DSP, originally developed by delroth, but later updated by peach AKA wheremyfoodat AKA guccirodakino.

First of all some general functions we might use:

```
#pragma once
```

```
#define DMAControl ((volatile u16*)0xffc9)
#define DMALength ((volatile u16*)0xffcb)
#define DMADSPAddr ((volatile u16*)Oxffcd)
#define DMAMMAddrHi ((volatile u16*)Oxffce)
#define DMAMMAddrLo ((volatile u16*)Oxffcf)
#define IO ((volatile u16*)0xff00)
#define ToCPUMailHi ((volatile u16*)Oxfffc)
#define ToCPUMailLo ((volatile u16*)0xfffd)
#define FromCPUMailHi ((volatile u16*)Oxfffe)
#define FromCPUMailLo ((volatile u16*)Oxffff)
#define DIRQ ((volatile u16*)Oxfffb)
void send_mail(u16 hi, u16 lo) {
    *ToCPUMailHi = hi;
    *ToCPUMailLo = lo;
}
void send_irq() {
    *DIRQ = 1;
}
void wait_for_mail_sent() {
    do { } while ((*ToCPUMailHi) & 0x8000);
}
u32 wait_for_mail_recv() {
    do { } while (!((*FromCPUMailHi) & 0x8000));
    return ((u32)(*FromCPUMailHi) << 16) | *FromCPUMailLo;</pre>
}
u32 read_mail_recv() {
    return ((u32)(*FromCPUMailHi) << 16) | *FromCPUMailLo;</pre>
}
void dma_to_dmem(u32 mmaddr, u16 src, u16 len) {
    // len in bytes not DSP words!
    (*DMAMMAddrHi) = mmaddr >> 16;
    (*DMAMMAddrLo) = mmaddr;
    (*DMADSPAddr) = src;
    (*DMAControl) = 0;
    (*DMALength) = len;
}
```

CONTENTS 2

```
void dma_dmem_to_mmem(u16 dest, u32 mmaddr, u16 len) {
    // len in bytes not DSP words!
    (*DMAMMAddrHi) = mmaddr >> 16;
    (*DMADSPAddr) = dest;
    (*DMAControl) = 1;
    (*DMALength) = len;
}

void wait_for_dma_finish() {
    do { } while((*DMAControl) & 4);
}
```

Chapter 1

ROM

The DSP ROM is the public replacement taken from Dolphin. It is fairly simple, probably much simpler than that in the actual DSP.

1.1 Entry

According to dolphin, the reset vector is 0x8000. I believe this might be a hack though, since games tend to first DMA a short stub of code to the start or IRAM (at 0x0000), and then ask the DSP to reset.

The replacement DSP ROM starts with

```
ROM: 8000 ; ----- S U B R O U T I N E -----
ROM: 8000
ROM: 8000
ROM: 8000 rom_start:
ROM: 8000
ROM: 8000 ; FUNCTION CHUNK AT ROM: 80C4 SIZE 00000015 BYTES
ROM: 8000
ROM: 8000
                         LRI
                                        $CR, OxFF
ROM: 8002
                                        $SR, 0x2000
                         LRI
ROM: 8004
                         SI
                                        ToCPUMailHi, 0x8071
ROM: 8006
                         SI
                                        ToCPUMailLo, OxFEED
ROM: 8008
ROM: 8008 receive_setup:
ROM: 8008
                                                 ; rom_start+241j ...
ROM: 8008
                         CLR
                                        $ACC1
ROM: 8009
                         CLR
                                        $ACCO
ROM: 800A
                         CALL
                                       wait_for_mail
ROM: 800C
                                        $AC1.M, FromCPUMailLo
                         T.R.
ROM: 800E
                         LRI
                                       $ACO.M, OxAOO1
ROM: 8010
                         CMP
ROM: 8011 ; if (mail.lo != 0xa001) jump -> check_c002
ROM: 8011
                         JNZ
                                        check_c002
ROM: 8013
                         CALL
                                        wait_for_mail
ROM: 8015
                         LR
                                        $IXO, FromCPUMailHi
ROM: 8017
                                       $IX1, FromCPUMailLo
                         LR
ROM: 8019
                         JMP
                                       receive_setup
ROM: 801B
ROM: 801B
ROM: 801B check_c002:
ROM: 801B
                         LRI
                                        $ACO.M, OxCOO2
ROM: 801D
                         CMP
ROM: 801E ; if (mail.lo != 0xc002) jump -> check_a002
```

1.1. ENTRY 4

```
ROM: 801E
                      JNZ
                                   check_a002
ROM: 8020
                     CALL
                                   wait_for_mail
ROM: 8022
                                    $IX2, FromCPUMailLo
                      LR
ROM: 8024
                      JMP
                                   receive_setup
ROM: 8026 ; --
ROM: 8026
ROM: 8026 check_a002:
ROM: 8026
                      LRI
                                    $ACO.M, 0xA002
ROM: 8028
                      CMP
ROM: 8029 ; if (mail.lo != 0xa002) jump -> check_b002
                            check_b002
ROM: 8029
                      JNZ
ROM: 802B
                       CALL
                                    wait_for_mail
ROM: 802D
                       LR
                                   $IX3, FromCPUMailLo
ROM: 802F
                       JMP
                                   receive_setup
ROM: 8031 ; -----
ROM: 8031
ROM:8031 check_b002:
ROM: 8031
                      LRI
                                    $ACO.M, 0xB002
ROM: 8033
                     CMP
ROM: 8034 ; if (mail.lo != 0xb002) jump -> check_d001
ROM: 8034
                      JNZ check_d001
ROM: 8036
                      CALL
                                   wait_for_mail
ROM: 8038
                     LR
                                   $AXO.L, FromCPUMailLo
ROM: 803A
                      JMP
                                   receive_setup
ROM: 803C ; -----
ROM: 803C
ROM: 803C check_d001:
ROM: 803C
                      LRI
                                    $ACO.M, 0xD001
ROM: 803E
                      CMP
ROM: 803F
                      JNZ
                                   receive_setup
ROM: 8041
                      CALL
                                    wait_for_mail
ROM: 8043
                     LR
                                    $ARO, FromCPUMailLo
ROM: 8045
                      JMP
                                    transfer_ucode
ROM: 8045; End of function rom_start
ROM: 8045
ROM: 8047
ROM: 8047 ; ======== S U B R O U T I N E ====================
ROM: 8047
ROM: 8047
ROM: 8047 wait_for_dma_finish:
ROM: 8047
                                            ; sub_808B+6↓p ...
                                   $ACO.M, DMAControl
ROM: 8047
                      LRS
ROM: 8048
                      ANDCF
                                   $ACO.M, 4
ROM: 804A
                      JLZ
                                    wait_for_dma_finish
ROM: 804C
                      RET
ROM: 804C; End of function wait_for_dma_finish
ROM: 8078 ; ----- S U B R O U T I N E -----
ROM: 8078
ROM: 8078
ROM: 8078 wait_for_mail:
ROM: 8078
                                            ; rom_start+131p ...
ROM: 8078
                                   $ACO.M, FromCPUMailHi
                      I.R.S
                                   $ACO.M, 0x8000
ROM: 8079
                      ANDCF
ROM: 807B
                      JLNZ
                                    wait_for_mail
```

1.1. ENTRY 5

```
ROM: 807D
ROM: 807D; End of function wait_for_mail
ROM: 80C4 ; ======== S U B R O U T I N E ====================
ROM: 80C4 transfer_ucode:
ROM: 80C4
                                                  ; sub_80B5+51j
ROM: 80C4
                         MRR
                                         $ACO.M, $IX3
ROM: 80C5 transfer the ucode from main mem -> DSP
ROM: 80C5
                         ANDI
                                         $ACO.M, OxFFFF
ROM: 80C7
                         JΖ
                                         jump_to_entry
ROM: 80C9
                         LRIS
                                         $ACO.M, 2
ROM: 80CA
                         SRS
                                         DMAControl, $ACO.M
ROM: 80 CB
                         SR
                                         DMAMMADDRH, $IXO
ROM: 80CD
                         SR
                                         DMAMMADDRL, $IX1
ROM: 80CF
                         SR.
                                        DMADSPADDR, $IX2
ROM: 80D1
                         SR
                                        DMALength, $IX3
ROM: 80D3
                         CALL
                                         wait_for_dma_finish
ROM: 80D5 ; jump to entrypoint
ROM: 80D5 ; for MK5/AX: 0x0010
ROM: 80D5
ROM: 80D5 jump_to_entry:
ROM: 80D5
                         CLR
                                         $ACC1
ROM: 80D6
                                         $AC1.M, DMALength
                         T.R.
ROM: 80D8
                         JMPR
                                         $ARO
ROM: 80D8 ; END OF FUNCTION CHUNK FOR rom_start
```

The first thing it does is send the CPU 0x8071FEED in the mail. Then it waits for the mail to be sent. It loads some registers with the values it receives. These values hold info on how to load the actual ucode from main memory. Once it has all the info it needs, it does a DMA and jumps to the entry point.

Pseudocode for this is

```
struct setup_data {
   u32 dma_mm_addr; // IXO/IX1
   u16 dma_dsp_addr; // IX2
   u16 dma_length; // IX3
   u16 dma_control; // ACO.M
   u16 entry_point; // ARO
void rom_start() {
    // setup config and status reg
   send_mail(0x8071, 0xfeed);
   wait_for_mail_sent();
   while (true) {
        u16 mail_lo = wait_for_mail_recv();
        if (mail_lo == 0xa001) {
           setup_data.dma_mm_addr = wait_for_mail_recv();
        else if (mail_lo == 0xc002) {
           setup_data.dma_dsp_addr = wait_for_mail_recv(); // low word
        else if (mail_lo == 0xa002) {
           setup_data.dma_length = wait_for_mail_recv(); // low
       }
```

1.1. ENTRY 6

Chapter 2

UCode

Before the UCode is loaded, there is a small stub of code in IRAM. For Mortal Kombat 5, this code looks like

```
RAM: 0010 loc_10:
RAM: 0010
                                           6
                          SBCLR
RAM: 0011
                          SBCLR
                                           3
RAM: 0012
                          SBCLR
RAM: 0013
                          SBCLR
RAM: 0014
                                          $ARO, 0x8000
                          LRI
RAM: 0016
                          LRI
                                           $WRO, OxFFFF
RAM: 0018
                          LRI
                                           $IXO, 0x1000
RAM: 001A ; REPEAT Ox1000 TIMES
RAM: 001A; this reads the first 0x1000 words of the ROM
RAM: 001A; does this enable the ROM addressing space?
RAM: 001A
                          BLOOP
                                           $IXO, loc_1D
RAM: 001C
                                           $ACO.M, @$ARO
                          ILRRI
RAM: 001D
RAM: 001D loc_1D:
                                                    ; CODE XREF: RAM: 001A†j
RAM: 001D
                          NOP
RAM: 001E ; BLOOP END
RAM: 001E
                                           $ACCO
                          CLR
RAM: 001F
                          MRR
                                           $ARO, $ACO.M
RAM: 0020 ; REPEAT SRRI @£ARO, £ACO.M Ox1000 TIMES
RAM: 0020 ; clears out DMEM
RAM: 0020
                          LOOP
RAM: 0021
                          SRRI
                                           @$ARO, $ACO.M
RAM: 0022
                          LR.I
                                           $IXO, 0x800
RAM: 0024 ; REPEAT Ox800 TIMES
RAM: 0024; read from uncleared DMEM and do nothing
RAM: 0024
                          BLOOP
                                           $IXO, loc_27
RAM: 0026
                          LRRI
                                           $ACO.M, @$ARO
RAM: 0027
RAM: 0027 loc_27:
                                                    ; CODE XREF: RAM: 0024†j
RAM: 0027
                          NOP
RAM: 0028 ; BLOOPI END
RAM: 0028
RAM: 0028 ; WAIT FOR MAIL SENT
RAM: 0028
RAM: 0028 loc_28:
                                                     ; CODE XREF: RAM:002C4j
RAM: 0028
                                           $ACO.M, OxFFFC
                          LR
RAM: 002A
                           ANDF
                                           $ACO.M, 0x8000
RAM: 002C
                           JLNZ
                                           loc_28
RAM: 002E ; send CPU 0xc3480054
RAM: 002E
                                           0xFFFC, 0x54
                          SI
```

```
RAM: 0030 SI 0xFFFD, 0x4348
RAM: 0032 HALT
```

The code doesn't do much other than read data and send the CPU mail. The stub looks the same in animal crossing (Zelda UCode) and in Tetris Worlds. Seemingly, the DSP ROM would DMA to DMEM with the settings it sends for some games, but this would not copy it over.

The main interesting part of the DSP's workings is the actual UCode itself. The main entrypoint (for Mortal Kombat 5 at least), is at 0x10. The main thing it does is waiting for mail, and then processing a stream of commands (at 00 in DMEM).

The start of the UCode looks like this:

```
main_entry: ; Ox10
IRAM: 0010
                             SBSET
                                              2
IRAM: 0011
                                              3
                             SBSET
IRAM: 0012
                             SBCLR
                                              4
IRAM: 0013
                             SBSET
                                              5
IRAM: 0014
                                              6
                             SBSET
IRAM: 0015
                             SET16
IRAM: 0016
                             CLR15
IRAM: 0017
                             MO
IRAM: 0018
                                              $CR, OxFF
                             LRI
IRAM: 001A
                                              $ACCO
                             CLR
IRAM: 001B
                             CLR
                                              $ACC1
IRAM: 001C
                             LRI
                                              $ACO.M, OxE80
IRAM: 001E
                             SR
                                              byte_E1B, $ACO.M
IRAM: 0020
                             CLR
                                              $ACCO
IRAM: 0021
                             SR
                                              byte_E31, $ACO.M
IRAM: 0023
           ; send initial mail (0x8000dcd1)
IRAM: 0023
                             SI
                                              ToCPUMailHi, 0xDCD1
IRAM: 0025
                             SI
                                              ToCPUMailLo, 0
IRAM: 0027
                             SI
                                              DIRQ, 1
IRAM: 0029
IRAM: 0029 wait_for_mail:
IRAM: 0029
                             LRS
                                              $ACO.M, ToCPUMailHi
IRAM: 002A
                                              $ACO.M, 0x8000
                             ANDF
IRAM: 002C
                             JLNZ
                                              wait_for_mail
IRAM: 002E
                             JMP
                                              wait_for_babe
IRAM: 0030
IRAM: 0030
IRAM: 0030 send_dcd10001_irq:
                                              2
IRAM: 0030
                             SBSET
IRAM: 0031
                             SBSET
                                              3
IRAM: 0032
                             SBCLR
                                              4
IRAM: 0033
                                              5
                             SBSET
IRAM: 0034
                                              6
                             SBSET
IRAM: 0035
                             SET16
IRAM: 0036
                             CLR15
IRAM: 0037
                             MO
IRAM: 0038
                             LRI
                                              $CR, OxFF
IRAM: 003A
                             SI
                                              ToCPUMailHi, 0xDCD1
IRAM: 003C
                             SI
                                              ToCPUMailLo, 1
IRAM: 003E
                             SI
                                              DIRQ, 1
IRAM: 0040
IRAM: 0040 wait_for_mail_sent:
IRAM: 0040
                             LR.S
                                              $ACO.M, ToCPUMailHi
IRAM: 0041
                                              $ACO.M, 0x8000
                             ANDF
IRAM: 0043
                             JLNZ
                                              wait_for_mail_sent
```

```
IRAM: 0045
IRAM: 0045 wait_for_babe:
IRAM: 0045
                                                       ; IRAM:04824j ...
IRAM: 0045
                            SET16
IRAM: 0046
                            CLR
                                             $ACCO
IRAM: 0047
                            CL.R.
                                             $ACC1
IRAM: 0048
                                             $AC1.M, OxBABE
                            LR.I
IRAM: 004A
IRAM: 004A wait_for_babe_loop:
IRAM: 004A
                                                       ; main_entry+40↓j
IRAM: 004A
                                             $ACO.M, FromCPUMailHi
                            LRS
IRAM: 004B
                            ANDCF
                                             $ACO.M, 0x8000
IRAM: 004D
                            JLNZ
                                             wait_for_babe_loop
IRAM: 004F
                            CMP
IRAM: 0050
                            JNZ
                                             wait_for_babe_loop
IRAM: 0052; AX1. H contains the low part of the babe mail
IRAM: 0052 ; this holds the DMA length
IRAM: 0052
                            LRS
                                             $AX1.H, FromCPUMailLo
IRAM: 0053
                            CLR
                                             $ACCO
IRAM: 0054 ; wait for DMA mm address to be sent over mail
IRAM: 0054; mail lo \rightarrow ac1 \rightarrow addr lo
IRAM: 0054; mail hi \rightarrow ac0 \rightarrow addr hi
IRAM: 0054
IRAM: 0054 wait_for_dma_mm_addr:
IRAM: 0054
                                             $ACO.M, FromCPUMailHi
                            L.R.S.
IRAM: 0055
                                             $ACO.M, 0x8000
                            ANDCF
IRAM: 0057
                            JLNZ
                                             wait_for_dma_mm_addr
IRAM: 0059
                            LRS
                                             $AC1.M, FromCPUMailLo
IRAM: 005A
                                             $ACO.M, Ox7FFF
                            ANDI
IRAM: 005C; start the DMA
IRAM: 005C; length from babe mail
IRAM: 005C ; mm address from second mail
IRAM: 005C ; DMA control O: to DSP DMEM
IRAM: 005C
                                             DMAMMADDRH, $ACO.M
                            SRS
                                             DMAMMADDRL, $AC1.M
IRAM: 005D
                            SRS
IRAM: 005E
                            SI
                                             DMADSPADDR, 0xC00
IRAM: 0060
                                             $ACCO
                            CLR
                                             DMAControl, $ACO.M ; set DMA control to O
IRAM: 0061
                            SRS
IRAM: 0062
                            MRR
                                             $AC1.M, $AX1.H
IRAM: 0063
                            SRS
                                             DMALength, $AC1.M
IRAM: 0064
                                             wait_for_dma_finish_0
                            CALL
IRAM: 0066
                            LRI
                                             $ARO, OxCOO
IRAM: 0068
IRAM: 0068; at the start of the commands:
IRAM: 0068 ; ar0: word* cmd_stream_ptr
IRAM: 0068
IRAM: 0068 receive_command:
IRAM: 0068
                                                       ; command_1+1F \downarrow j \dots
IRAM: 0068
                            SET16
IRAM: 0069
                            CLR
                                             $ACCO
IRAM: 006A
                            CLR L
                                             $ACC1 : $ACO.M, @$ARO
IRAM: 006B
                            TST
                                             $ACCO
IRAM: 006C; check current stream word
IRAM: 006C; jump if less than (top bit set, invalid command)
IRAM: 006C
                            JL
                                             bad_mail
IRAM: 006E
                                             $AXO.H, 0x12
                            LRIS
IRAM: 006F
                                             $ACCO, $AXO.H
                            CMPAR
IRAM: 0070; jump if word > 0x12
```

```
IRAM: 0070
                                           bad_mail
IRAM: 0072 ; ar3 : addr = word + Oxaff // command_jump_table
IRAM: 0072; ar3: ac0.m: call\_addr = [addr++]
IRAM: 0072 ; jump call_addr
IRAM: 0072
                                           $AC1.M, OxAFF; command_jump_table
                           LRI
IRAM: 0074
                           ADD
                                           $ACCO, $ACC1 ; first word += Oxaff
IRAM: 0075
                           MRR
                                           $AR3, $ACO.M
                           ILRR
IRAM: 0076
                                           $ACO.M, @$AR3
IRAM: 0077
                           MRR
                                           $AR3, $ACO.M
IRAM: 0078
                           JMPR
                                           $AR3
IRAM: 0079 ;
IRAM: 0079; Ox8080FBAD mail (if command does not jump to receive command)
IRAM: 0079
                           SI
                                          ToCPUMailHi, OxFBAD
IRAM: 007B
                           SI
                                           ToCPUMailLo, 0x8080
IRAM: 007D
                           HALT
IRAM: 007E ; -
IRAM: 007E
IRAM: 007E bad_mail:
IRAM: 007E
                                                    ; main_entry+601j
IRAM: 007E
                                           ToCPUMailHi, OxBAAD
                           SI
IRAM: 0080
                           SRS
                                           ToCPUMailLo, $ACO.M
IRAM: 0081
                           HALT
IRAM: 0081 ; End of function main_entry
```

The command_jump_table is a table with commands 0x0 through 0x11, though the bounds check also allows for a command 0x12 to exist. There are pointers to what appear to be functions past command 0x11, but these do not return in the way the other commands do (JMP receive_command), and would cause the DSP to send 0x8080FBAD in the mail and halt.

Pseudocode for this part could be

```
// at Oxaff
extern void (*)(u16* &command_stream) command_jump_table[0x12];
extern u16 data_E1B, data_E31;
void main_entry() {
    // setup status and config registers
    data_E1B = 0xe80;
    data_E31 = 0;
    send_mail(0xdcd1, 0x0000);
    send_irq();
    wait_for_mail_sent();
    goto wait_for_babe;
send_dcd10001_irq:
    // this part is only used in command f
    send_mail(0xdcd1, 0x0001);
    send_irq();
    wait_for_mail_sent();
wait_for_babe:
    do {
```

```
wait_for_mail_recv();
    } while ((*FromCPUMailHi) != Oxbabe);
    u16 dma_len = (*FromCPUMailLo);
    u32 dma_mmaddr = wait_for_mail_recv() & 0x7fff'ffff;
    dma_to_dmem(0xc00, dma_mmaddr, dma_len);
    wait_for_dma_finish();
    // ARO holds the command stream pointer at the start of every command
    u16* command_stream = 0xc00;
    // receive_command
    while (true) {
        u16 command = *command_stream++;
        if ((i16)command < 0) {
            send_mail(0xBAAD, command);
            exit(); // halt
        }
        if (command > 0x12) {
            send_mail(0xBAAD, command);
            exit(); // halt
        }
        command_jump_table[command]();
    }
}
```

2.1 Memory layout

There are different important areas in DMEM:

Start	Length	Description									
0x0	0x140	Data buffer section filled with 32 bit values									
0x140	0x140	Data buffer section filled with 32 bit values									
0x280	0x140	Data buffer section filled with 32 bit values									
0x3c0	0x80	Some sort of struct that is only used in command 0x3									
0x400	0x3c0	Data buffer similar to those at 0x0, filled with 32 bit values									
0x7c0	0x3c0	Data buffer similar to those at 0x0, filled with 32 bit values									
0xb80	0x80	Some sort of struct with data used in different commands									
0xc00	0xc0?	Command stream									
0xcc0	0x20	Data stream referenced by different commands									
0xe14	0x1	Some function pointer									
0xe15	0x1	Some function pointer									
0xe16	0x1	Some data									
0xe40	0x4	Some pointers into the stream at 0xcc0. 0xe40 and									
		0xe41 seem to indicate the "current" position, and									
		0xe42 and 0xe43 seem to indicate the end (0xce0).									
0xe44	0x60	Scratchpad region									
0xea4	0x60	Scratchpad region									

2.2 Commands

The commands all return with a JMP receive_command, save for command Oxf, which does some sort of reset.

2.2.1 Command 0x0

The assembly is at Appendix A.1. The point of this is to fill 3 regions of memory with either 0's, or incrementing values. Which of the 2 depends on the values from a 0x40 byte stream DMAd from main memory.

Note that we are reading a base and an incr 9 times from the stream, which would amount to 9 * 0x6 = 0x36 bytes, so the DMA transfers 4 bytes too many.

I suspect that the incrementing values are a main memory address and strides. The address regions 0x0000 - 0x03c0, 0x0400 - 0x07c0 and 0x07c0 - 0x0b80 will be used in most other commands.

Pseudocode for this could be

```
void command_0(u16* &command_stream) {
    u16 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_to_dmem(0xe44, mmaddr, 0x40);
    u16* stream = 0xe44; // AR1
    u16* buffer = 0; // AR2
    // constants 0x9f and 0x140 in AX0/1.H
    wait_for_dma_finish();
    u32 base;
    i16 incr;
    foreach (u16* buffer in {0x0000, 0x0400, 0x07c0}) {
        // unrolled in the assembly
        for (int i = 0; i < 3; i++) {
            // unrolled in the assembly
            base = ((*stream++) << 16) | *stream++;
            incr = *stream++;
            if (base) {
                int j = 0;
                do {
                    *buffer++ = base;
                    base += incr;
                    j++;
                } while (j < 0x140);
            }
            else {
                memset(buffer, 0, 0x140); // in words, not bytes
                buffer += 0x140;
            }
        }
    }
}
```

2.2.2 Command 0x1

Transforms the buffers setup by command 0x0 with data gotten from main memory. Assembly is at Appendix A.2. Pseudocode for this could be

```
void command_1(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++; // AXO
    i16 scale = *command_stream++; // AX1.L
    transform_buffer(mmaddr, scale, 0x0);
    scale = *command_stream++;
    transform_buffer(mmaddr, scale, 0x400);
    scale = *command_stream++;
    transform_buffer(mmaddr, scale, 0x7c0);
}
void transform_buffer(u32 mmaddr, i16 scale, u16* buffer) {
    dma_to_dmem(0xe44, mmaddr, 0xc0); // bytes, not words
    mmaddr += 0xc0;
    // note: we call transform_buffer_section a total of 4 * 2 + 2 times
    // this function transforms 0x30 u32's
    // that's a total of (4 * 2 + 2) * 0x30 * 2 = 0x3c0 DSP words transformed!
    wait_for_dma_finish();
    for (int i = 0; i < 4; i++) {
        dma_to_dmem(0xea4, mmaddr, 0xc0); // bytes, not words
        mmaddr += 0xc0;
        transform_buffer_section(0xe44, scale, buffer);
        dma_to_dmem(0xe44, mmaddr, 0xc0); // bytes, not words
        mmaddr += 0xc0;
        transform_buffer_section(0xea4, scale, buffer);
    dma_to_dmem(0xea4, mmaddr, 0xc0);
    mmaddr += 0xc0;
    transform_buffer_section(0xe44, scale, buffer);
    transform_buffer_section(0xea4, scale, buffer);
}
void transform_buffer_section(u16* data, i16 scale, u16* &buffer) {
    // data in AR3
    // buffer in AR1, IX1 = -1 to not change AR1 in first read
    // scale in AX1.L
    u32 base = ((*data++) << 16) | (*data++); // AXO
    for (int i = 0; i < 0x30; i++) {
        i32 data_value = ((*data++) << 16) | *(data++);
        i32 buffer_value = ((*buffer) << 16) | *(buffer + 1);</pre>
        i32 scaled = (data_value * scale) >> 16;
        scaled += buffer_value;
        *buffer++ = scaled >> 16;
        *buffer++ = scaled;
    }
}
```

2.2.3 Command 0x2

This DMAs a struct of settings from main memory to 0x0b80. It stores pointers to buffer sections to 0x0e08. It also DMAs data to the intermediate section at 0x03c0.

Depending on the data in the DMAd struct, it either sets some pointers to 0x0ce0 (end of command stream?), or it overwrites the command stream with new data and sets the pointers to addresses relative to 0x0cc0 (command stream start). Assembly is at Appendix A.3.

And pseudocode could be

```
extern u16* buffer_sections[9]; // DMEM E08
extern u16 data_e14, data_e15, data_e16;
extern u16* data_e40, data_e41, data_e42, data_e43;
extern struct* structb80;
void (*extra_function_table[32])() = {
}
void (*pre_function_table[3])() = {
}
u16 setting_data[3] = {
    0x1000, 0x1200, 0x1400
}
void command_2(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | (*command_stream++);</pre>
    // the DMAd data is not a simple array, but a struct
    dma_to_dmem(structb80, mmaddr, 0xc0);
    buffer_sections = {
        0x0, 0x140, 0x280, 0x400, 0x540, 0x680, 0x7c0, 0x900, 0xa40
    };
    wait_for_dma_finish();
    mmaddr = (structb80[0x27] << 16) | structb80[0x28];
    dma_to_dmem(0x3c0, mmaddr, 0x80);
    data_e15 = pre_function_table[structb80[0x4]];
    data_e16 = setting_data[structb80[0x5]];
    data_e14 = post_function_table[structb80[0x6]];
    if (structb80[0x1b]) {
        data_e40 = 0xcc0 + structb80[0x1e];
        data_e41 = 0xcc0 + structb80[0x1f];
        data_e42 = 0xce0;
        data_e43 = 0xce0;
```

```
wait_for_dma_finish();

mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];
    dma_to_dmem(0xcc0, mmaddr, 0x40);
}
else {
    data_e40 = 0xce0; // address
    data_e41 = 0xce0; // address
    data_e42 = 0xce0; // address
    data_e43 = 0xce0; // address
    wait_for_dma_finish();
}</pre>
```

2.2.4 Command 0x3

This command uses the struct transferred by command 0x2 to transfer and transform other data. The code is quite complex, but here is the assembly Assembly is at Appendix A.4. And pseudocode could be

```
extern u16* buffer_sections[9]; // DMEM E08
extern u16 data_e14, data_e15, data_e16;
extern u16* data_e40, data_e41, data_e42, data_e43;
extern struct* structb80;
extern struct* struct3c0;
void command_3(u16* &command_stream) {
    while (true) {
        u16* buffer_ar0 = &structb80[0x22];
        u16* buffer_ar1 = struct3c0;
        u16* ptr_e1c;
        // loop counter stored at OEO4
        for (int i = 0; i < 5; i++) {
            const u16 times = *buffer_ar0++;
            for (int j = 0; j < times; j++) {
                structb80[*buffer_ar1++] = *buffer_ar1++;
            }
            u16* dest_buffer;
            if (structb80[0x7] == 1) {
                byte_e1c = data_e42;
                ((void (*)())data_e15)();
                dest_buffer = 0xe44;
                i32 step = i16(structb80[0x32]) * i16(structb80[0x33] << 1);
                u32 value0 = structb80[0x32] << 16;
                u32 value1 = value0 + (structb80[0x33] << 16);
```

for (int j = 0; j < 16; j++) {

```
*dest_buffer++ = value0 >> 16;
            value0 += step;
            *dest_buffer++ = value1 >> 16;
            value1 += step;
        }
        structb80[0x32] = value0;
        u16* src_buffer = 0xe44; // ARO
        dest_buffer = data_e43; // AR3
        for (int j = 0; j < 32; j++) {
            *dest_buffer = (*src_buffer * *dest_buffer) >> 16;
            dest_buffer++;
            src_buffer++;
        }
        ((void (*)())data_e14)();
        if (structb80[0x1b]) {
            data_e43 = data_e42;
            if (structb80[0x1e] \le structb80[0x20]) {
                structb80[0x1e]++
            }
            else {
                structb80[0x1e]--;
            data_e40 = data_e43 - 0x20 + structb80[0x1e];
            if (structb80[0x1f] \le structb80[0x21]) {
                structb80[0x1f]++
            }
            else {
                structb80[0x1f]--;
            data_e41 = data_e43 - 0x20 + structb80[0x1f];
        }
        else {
            data_e40 = data_e41 = data_e43 = data_e42;
        }
    }
    for (int j = 0; j < 9; j++) {
        buffer_sections[j] += 0x40;
    }
}
u32 mmaddr;
if (structb80[0x1b]) {
    mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];</pre>
    dma_dmem_to_mmem(mmaddr, ptr_e1c, 0x40);
```

wait_for_dma_finish();

```
}
        // DMA struct back to main memory
        mmaddr = (structb80[0x2] << 16) | structb80[0x3];</pre>
        dma_dmem_to_mmem(mmaddr, 0xb80, 0xc0);
        wait_for_dma_finish();
        mmaddr = (structb80[0x0] << 16) | structb80[0x1];</pre>
        if (!mmaddr) {
            return;
        if (mmaddr) {
            // same setup as command 2
            dma_to_dmem(structb80, mmaddr, 0xc0);
            buffer_sections = {
                0x0, 0x140, 0x280, 0x400, 0x540, 0x680, 0x7c0, 0x900, 0xa40
            };
            wait_for_dma_finish();
            mmaddr = (structb80[0x27] << 16) | structb80[0x28];</pre>
            dma_to_dmem(0x3c0, mmaddr, 0x80);
            data_e15 = (structb80[0x4]) + 0xb31;
            data_e16 = (structb80[0x5]) + 0xb34;
            data_e14 = (structb80[0x6]) + 0xb11;
            if (structb80[0x1b)] {
                data_e40 = 0xcc0 + (structb80[0x1e)];
                data_e41 = 0xcc0 + (structb80[0x1f)];
                data_e42 = 0xce0;
                data_e43 = 0xce0;
                wait_for_dma_finish();
                mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];
                dma_to_dmem(0xcc0, mmaddr, 0x40);
            }
            else {
                data_e40 = 0xce0; // address
                data_e41 = 0xce0; // address
                data_e42 = 0xce0; // address
                data_e43 = 0xce0; // address
                wait_for_dma_finish();
            }
       }
   }
}
```

2.2.5 Command 0x4, 0x5 and 0x9

These commands are all very similar. Command 0x9 only calls sub_484 with a pointer to the buffer at 0x7c0, while 0x4 and 0x5 DMA the buffers at 0x400 and 0x7c0 respectively, before also calling sub_484 with their respective buffers as arguments. Since they are so similar, I will only put the assembly for command 0x4 in this document. Assembly is at Appendix A.5.

And the pseudocode for 0x4 and 0x5 is the same, except 0x5 uses 0x7c0 instead of 0x400:

```
void command_9(u16* &command_stream) {
    mix_buffers(command_stream, 0x7c0);
}

void command_4(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
    // 0x780 bytes, so precisely 0x3c0 words
    dma_dmem_to_mmem(mmaddr, 0x400, 0x780);
    wait_for_dma_finish();
    mix_buffers(command_stream, 0x400);
}</pre>
```

This function sub_484 DMAs a new buffer from main memory to the buffer passed as argument, and adds it to the current buffer at 0x0. Assembly is at Appendix A.5. Pseudocode is

```
void mix_buffers(u16* &command_stream, u16* const buffer) {
    // buffer in IX2
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
    u16* dspaddr = buffer;
    dma_to_dmem(dspaddr, mmaddr, 0xc0);
    wait_for_dma_finish();
    u16* buffer_0 = 0; // AR3/AR2
    u16* _buffer; // ARO
    for (int i = 0; i < 9; i++) {
        _buffer = dspaddr;
        // start DMA for next section
        mmaddr += 0xc0;
        dspaddr += 0x60;
        dma_to_dmem(dspaddr, mmaddr, 0xc0);
        // process current section
        for (int j = 0; j < 0x30; j++) {
            *(u32*)buffer_0 += *(u32*)_buffer;
            _buffer += 2;
            buffer_0 += 2;
        }
    }
    // process last section
    for (int j = 0; j < 0x30; j++) {
```

```
*(u32*)buffer_0 += *(u32*)_buffer;
_buffer += 2;
buffer_0 += 2;
}
```

2.2.6 Command 0x6

Command 6 simply transfers the buffer at 0x0 back to main memory. Assembly is at Appendix A.6. Pseudocode is

```
void command_6(u16* &command_stream) {
   u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
   dma_dmem_to_mmem(mmaddr, 0, 0x780);
   wait_for_dma_finish();
}</pre>
```

2.2.7 Command 0x7

clears out 0x140 word section at 0x0000, DMAs 0x140 words of data from main memory to 0xe44 and copies it over to 0x0140 and 0x280, completely filling the buffer at 0x0000. Assembly is at Appendix A.7.

Pseudocode is

```
void command_7(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;

    // start transfer for short section
    dma_to_dmem(0xe44, mmaddr, 0x20);
    mmaddr += 0x20;
    wait_for_dma_finish();

    // start transfer for rest to process data while DMA is running
    dma_to_dmem(0xe54, mmaddr, 0x260);

    memset(0x280, 0, 0x140); // words
    memcpy(0, 0xe44, 0x140); // words
    memcpy(0x140, 0xe44, 0x140); // words
}</pre>
```

2.2.8 Command 0x8

This command is very confusing, since there is either a bug in the UCode or in dolphin and the doc by Duddie. The command saves a main memory address in AX1, then later uses LD extended opcodes to load values into AX1 from the COEF region in memory for some calculation. At the end, it should restore the main memory address, and DMA data to main memory. If dolphin and the doc by Duddie are correct though, this DMA will happen to a pretty random address. I assume there is an error in the way that they describe that the LD etended opcode should happen. Assembly is at Appendix A.8.

Pseudocode is

```
extern u16* data_E1B;
void command_8(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_to_dmem(0xe80, mmaddr, 0x100);
    wait_for_dma_finish();
    mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_to_dmem(0x280, mmaddr, 0x280);
    wait_for_dma_finish();
    u16* buffer_280 = 0x280;
    u16* const ptr_E1B = data_E1B; // set by main_entry to 0xe80
    u16* buffer_f00 = 0xf00;
    buffer_280++;
    *ptr_E1B = *buffer_280++;
    // first and last iterations are unrolled in assembly
    for (int i = 0; i < 0xa0; i++) {
        u16* coef = 0x16b4; // in DSP_COEF memory region
        i16 current_coef = *coef++;
        i64 prod = 0;
        for (int j = 0; j < 0x7f; j++) {
            prod += current_coef * current_coef;
            current_coef = *coef++;
        *buffer_f00++ = prod >> 16;
        buffer_280++;
        *ptr_E1B = *buffer_280++;
    }
    *ptr_E1B = buffer_f00;
    buffer_280 = 0x280;
    buffer_f00 = 0xf00;
    u16* buffer_140 = 0x140;
    u16* buffer_000 = 0x000;
    i32 value;
    for (int i = 0; i < 0xa0; i++) {
        value = EXTS16(*buffer_f00++);
        *(u32*)buffer_280++ = 0;
                                    // increment by 2 as well
        *(u32*)buffer_000++ = value; // increment by 2 as well
        *(u32*)buffer_140++ = -value; // increment by 2 as well
    }
    dma_dmem_to_mmem(mmadr, 0xe80, 0x100);
```

```
wait_for_dma_finish();
}
```

2.2.9 Command 0xa - 0xc

These commands immediately return on call.

2.2.10 Command 0xd

This command loads a new command stream to DMEM and resets the command_stream pointer. Assembly is at Appendix A.9.

Pseudocode for this could be

```
void command_d(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
    u16 len = *command_stream++;
    dma_to_dmem(0xc00, mmaddr, (len + 3) & 0xfff0);
    wait_for_dma_finish();
    command_stream = 0xc00;
}</pre>
```

2.2.11 Command 0xe

This command DMAs the buffer section at 0x280 to main mem, and then procedurally combines the data from the buffer section at 0x0 and 0x140 and sends that to another main memory address. Assembly is at Appendix A.10.

Pseudocode for this could be

```
void command_e(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_dmem_to_mmem(mmaddr, 0x280, 0x280);
    wait_for_dma_finish();
    mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    u16* buffer_400 = 0x400;
    u16* buffer_0 = 0x0;
    u16* buffer_140 = 0x140;
    for (int i = 0; i < 5; i++) {
        u16* buffer_400_loop_start = buffer_400;
        for (int j = 0; j < 0x20; j++) {
            u32 data_140 = ((*buffer_140++) << 16) | *buffer_140++;
            u32 data_0 = ((*buffer_0++) << 16) | *buffer_0++;
            *buffer_400++ = (u16)data_140; // only bottom bits
            *buffer_400++ = (u16)data_0; // only bottom bits
        dma_dmem_to_mmem(mmaddr, buffer_400_loop_start, 0x80);
        mmaddr += 0x80;
    wait_for_dma_finish();
}
```

2.2.12 Command 0xf

Resets the DSP. Can be done in different ways, selected by mail that is expected. These ways are:

- Sending Oxdcd10001 and an IRQ to the CPU and going back into the main loop (waiting for Oxbabe mail...). This is a soft reset.
- Some sort of debug reset that allows the CPU to send data back into main memory (potentially to view what went wrong). Then a similar setup is ran as in the ROM. This is a hard reset.
- Jumping to the ROM start. This is a hard reset.
- Jumping to the Oxbabe mail wait loop in the RAM setup. This is a soft reset.

The assembly for this command is in Appendix A.11. Pseudocode for this command is

```
void (*cmd_f_table[4])() = {
    j_send_dcd10001_irq, debug_reset, j_rom_start, j_wait_for_babe
void command_f(u16* &command_stream) {
    send_mail(0xdcd1, 0x0002);
    send_irq();
    u32 mail = wait_for_mail_recv();
    // jump to callback from lower mail
    // the j_* callbacks jump to other parts in the program
    cmd_f_table[mail & Oxffff]();
}
void j_send_dcd10001_irq() {
    // in main_entry (soft reset)
    goto send_dcd10001_irq;
}
// used in ROM setup (calling transfer_ucode)
extern struct setup_data {
    u32 dma_mm_addr;
                       // IX0/IX1
    u16 dma_dsp_addr; // IX2
                       // IX3
   u16 dma_length;
    u16 dma_control;
                       // ACO.M
    u16 entry_point;
                       // ARO
}
void debug_reset() {
                                              // ACO
    u32 mmaddr = wait_for_mail_recv();
    u16 length = (u16)wait_for_mail_recv(); // AC1.L
                                              // AC1.M
    u16 dspaddr = (u16)wait_for_mail_recv();
    dma_dmem_to_mmem(mmaddr, dspaddr, length);
                                                          // ACO / IXO/1
    setup_data.dma_mm_addr = wait_for_mail_recv();
```

```
setup_data.dma_dsp_addr = (u16)wait_for_mail_recv(); // AC1.L / IX3
                           = (u16)wait_for_mail_recv(); // AC1.M / IX2
    setup_data.dma_length
    setup_data.dma_control = 0;
                                                          // ACO.M
    setup_data.entry_point = (u16)wait_for_mail_recv(); // ACO.M / ARO
                                            // AXO
    mmaddr
              = wait_for_mail_recv();
    length
              = (u16)wait_for_mail_recv(); // AX1.L
              = (u16)wait_for_mail_recv(); // AX1.H
    dspaddr
    wait_for_dma_finish();
    // in ROM: (80b5)
    if (length) {
        dma_to_dmem(mmaddr, dspaddr, length);
        wait_for_dma_finish();
    transfer_ucode(); // also calls entry point
}
void j_rom_start() {
    // in ROM Ox8000 (hard reset)
    goto rom_start;
}
void j_wait_for_babe() {
    // in main_entry (softer reset)
    goto wait_for_babe;
}
```

2.2.13 Command 0x10

DMAs the buffer at 0x07c0 to main memory, loads new data into 0x07c0 and mixes it into 0x0000. Assembly is at Appendix A.12.

Pseudocode for this could be

```
void command_10(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;

    dma_dmem_to_mmem(mmaddr, 0x7c0, 0x500);
    wait_for_dma_finish();

mmaddr = ((*command_stream++) << 16) | *command_stream++;

    // DMA first part of buffer
    dma_to_dmem(0x7c0, mmaddr, 0x20);
    mmaddr += 0x20;
    wait_for_dma_finish();

u16* buffer_7c0 = 0x7c0; // ARO
    u16* buffer_0 = 0; // AR2/AR3

// DMA the rest while processing
    dma_to_dmem(0x7d0, mmaddr, 0x4e0);</pre>
```

```
// in assembly: 0x4f iterations, 2 dword loads/stores per iteration
    // last iteration special case
    for (int i = 0; i < 0xa0; i++) {
        u32 data_{7c0} = *(u32*)buffer_{7c0};
        buffer_7c0 += 2;
        *(u32*)buffer_0 += data_7c0;
        buffer_0 += 2;
    }
    // in assembly: Ox4f iterations, 2 dword loads/stores per iteration
    // last iteration special case
    for (int i = 0; i < 0xa0; i++) {
        u32 data_{7c0} = *(u32*)buffer_{7c0};
        buffer_7c0 += 2;
        *(u32*)buffer_0 = -(*(u32*)buffer_0) + data_7c0;
        buffer_0 += 2;
    }
    // we have now processed 2 * 0xa0 dwords = 0x280 words of data (entire buffer)
}
```

2.2.14 Command 0x11

The same as command 0x7, except now 0x0 receives the negative 32-bit values from the buffer that is transferred, whereas 0x140 still gets the positive values. Assembly is at Appendix A.13.

Pseudocode for this could be

```
void command_11(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
    dma_to_dmem(0xe44, mmaddr, 0x20);
    mmaddr += 0x20;
    wait_for_dma_finish();
    u16* buffer_e44 = 0xe44;
    u16* buffer_280 = 0x280;
    u16* buffer_0
                   = 0x0;
    u16* buffer_140 = 0x140;
    // DMA rest of the data to process in parallel
    dma_to_dmem(0xe54, mmaddr, 0x60);
    for (int i = 0; i < 0xa0; i++) {
        u32 data_e44 = *(u32*)buffer_e44;
        buffer_e44 += 2;
        *(u32*)buffer_140 = data_e44;
        buffer_140 += 2;
        *(u32*)buffer_0 = -data_e44;
        buffer_0 += 2;
    }
    // does not wait for DMA to finish (seems like a bad idea)
```

}

Chapter 3

Zelda

The Zelda UCode is another popular UCode. The main entry for this ucode has the following assembly:

```
RAM: 0010 main_entry:
RAM: 0010
                           SBSET
                                           2:,
RAM: 0011
                           SBSET
                                           3
RAM: 0012
                           SBCLR
                                           4
RAM: 0013
                           SBSET
                                           5
RAM: 0014
                           SBSET
RAM: 0015
                           SET16
RAM: 0016
                           CLR15
RAM: 0017
                           MO
RAM: 0018
                                           $ACO.M, OxFFFF
                           LRI
RAM: 001A
                           MRR
                                           $WRO, $ACO.M
RAM: 001B
                                           $WR1, $ACO.M
                           MRR
RAM: 001C
                                           $WR2, $ACO.M
                           MRR
RAM: 001D
                                           $WR3, $ACO.M
                           MRR
RAM: 001E
                           LRI
                                           $CR, OxFF
          ; clear DMEM
RAM: 0020
RAM: 0020
                                           $ACCO
                           CLR
RAM: 0021
                                           $AC1.M, 0x1000
                           LRI
RAM: 0023
                           LRI
                                           $ARO, 0
RAM: 0025
                           LOOP
                                           $AC1.M
RAM: 0026
                           SRRI
                                           @$ARO, $ACO.M
RAM: 0027 ; read mail from cpu (why?)
RAM: 0027
                           LRS
                                           $ACO.M, ToDSPMailLo
RAM: 0028 ; send CPU mail 0x88881111
RAM: 0028
                           SI
                                           ToCPUMailHi, 0x8888
RAM: 002A
                                           ToCPUMailLo, 0x1111
RAM: 002C
RAM: 002C wait_for_mail_sent:
RAM: 002C
                                           $ACO.M : ToCPUMailHi,
RAM: 002D
                           ANDF
                                           $ACO.M, 0x8000
RAM: 002F
                           JLNZ
                                           wait_for_mail_sent
RAM: 0031 receive_command:
RAM: 0031 ; receive mail from CPU
RAM: 0031
                           CLR
                                           $ACCO:,
RAM: 0032
                           CLR
                                           $ACC1
RAM: 0033
                                           $ACO.M, ToDSPMailHi
                           LRS
RAM: 0034
                                           $ACO.M, 0x8000
                           ANDCF
RAM: 0036
                           JLNZ
                                           receive_command
RAM: 0038
                           LRS
                                           $AC1.M, ToDSPMailLo
RAM: 0039
                           SR
                                           cmd_info_lo, $AC1.M ; cmd_info_lo = mail.lo
RAM: 003B
                           MRR
                                           $AC1.M, $ACO.M
```

```
RAM: 003C
                         ANDI
                                        $AC1.M, OxFF
RAM: 003E
                         SR
                                        cmd_info_hi, $AC1.M ; cmd_info_hi = mail.hi & Oxff
RAM: 0040; callback = ((mail.hi >> 8) \& 0x7e) + 0x62
RAM: 0040
                         LSR
                                         ACCO, Ox39 ; -EXTS6(Ox39) = 7
RAM: 0041
                         ANDI
                                         $ACO.M, Ox7E
RAM: 0043
                         ADDI
                                        $ACO.M, 0x62
RAM: 0045
                                         callback, $ACO.M
                         SR
RAM: 0047
                         MRR
                                         $ARO, $ACO.M
RAM: 0048
                          JMPR
                                         $ARO
```

The entry point for this ucode is either 0x0 or 0x10. Because of the way the switch case looks, it is hard to specifically say how many commands there really are. The main loop pseudocode looks like

```
extern void (*callbacks[??])(); // at 0x62
u16 cmd_info_lo;
u8 cmd_info_hi;
void (*callback)();
void main_loop() {
    memset(0x0000, 0, 0x1000); // words, not bytes
    read_mail_recv(); // clear mailbox mail ready bit
    send_mail(0x8888, 0x1111);
    wait_for_mail_sent();
    while (true) {
        u32 mail = wait_for_mail_recv();
        cmd_info_lo = (u16)mail;
        cmd_info_hi = (mail >> 16) & Oxff;
        u16 index = (mail >> 7) & 0x7e;
        // in the assembly this is just a switch case
        // the offset is in 2 words, this shift does not happen
        callback = callbacks[index >> 1]
        callback();
    }
}
```

Every command seems to end by jumping to the implementation of command 0x0, which sends the CPU mail. The assembly for this looks like

```
RAM: 0049 command_0_impl:
                                           $ACO.M, 0x8000
RAM: 0049
                           LRI
RAM: 004B
                                           $ACO.L, callback
                           LR
RAM: 004D; send_cpu_mail(0x8000, callback)
RAM: 004D
                           CALL
                                         send_cpu_mail_ac0
RAM: 004F
                           JMP
                                           receive_command
                                                      ; CODE XREF: command_O_impl+41p
RAM: 005 A send_cpu_mail_ac0:
RAM: 005A
                                                      ; command_2 = impl + 6 \downarrow p \dots
RAM: 005A
                           SRS
                                           ToCPUMailHi, $ACO.M
```

```
RAM: 005B
                         SRS
                                        ToCPUMailLo, $ACO.L
RAM: 005C
RAM: 005C wait_for_mail_sent:
                                                  ; CODE XREF: send_cpu_mail_acO+5↓j
RAM: 005C
                                         $ACO.M, ToCPUMailHi
RAM: 005D
                         ANDF
                                         $ACO.M, 0x8000
RAM: 005F
                         JLNZ
                                         wait_for_mail_sent
RAM: 0061
                         RET
   And pseudocode looks like
extern u16 callback;
void command_0() {
    send_cpu_mail(0x8000, callback);
    wait_for_mail_sent();
}
```

From now, I will just disassemble and implement the commands as I come across them, simply because of the strange structure of them.

Appendix A

Assembly

A.1 Command 0x0

```
command_0:
                                         $ACCO
IRAM: 0082
                          CLR
IRAM: 0083 ; load next two words from stream into ac0 and ac1
                          CLR'L
                                         $ACC1: $ACO.M, @$ARO
IRAM: 0084
                          SET16 L
                                          $AC1.M : @$ARO
IRAM: 0085 ; store DMA address
IRAM: 0085
                                         DMAMMADDRH, $ACO.M
IRAM: 0086
                                         DMAMMADDRL, $AC1.M
IRAM: 0087; DSPADDR = 0xe44
IRAM: 0087
                                          $ACO.M, OxE44
IRAM: 0089
                                         DMADSPADDR, $ACO.M
IRAM: OO8A; DMAControl = 0
IRAM: 008A ; to DSP DMEM
IRAM: 008A
                                         $ACO.M, O
                          LRIS
IRAM: 008B
                          SRS
                                         DMAControl, $ACO.M
IRAM: 008C; length = 0x40 8bit bytes
IRAM: 008C
                          LRI
                                          $ACO.M, 0x40
IRAM: 008E
                          SRS
                                         DMALength, $ACO.M
IRAM: 008F; setup registers and wait for DMA
IRAM: 008F
                                          $AR1, 0xE44
                          LRI
IRAM: 0091
                                          $AR2, 0
                          LRI
IRAM: 0093
                                          $AX1.H, 0x9F
                          LRI
IRAM: 0095
                          LRI
                                          $AXO.H, 0x140
IRAM: 0097
                          CLR
                                          $ACCO
IRAM: 0098
                                          $ACC1
                          CLR
IRAM: 0099
                          SET40
                          CALL
                                         wait_for_dma_finish_0
IRAM: 009C; Load 2 words from 0x40 byte stream (BASE)
                                        $ACO.M, @$AR1
IRAM: 009C
                          LRRI
IRAM: 009D
                                         $ACO.L, @$AR1
                          LRRI
IRAM: 009E
                          TST
                                         $ACCO
IRAM: 009F; load third word from stream (INCR)
IRAM: 009F
              LRRI
                                 $AC1.M, @$AR1
IRAM: 00A0 ; if BASE is not 0: jump
                         JNZ
                                         cmd0_BASE_not_0 ; AC1.M ASR16 -> AC1.L
IRAM: 00A2 ; zero out 0x140 words at the start of ARAM (AR2 set to 0)
IRAM: 00A2; for (i = 0; i < 0x140; i++) *dest++ = 0;
IRAM: 00A2
                          LOOP
                                          $AXO.H
IRAM: 00A3
                          SRRI
                                          @$AR2, $ACO.M
IRAM: 00A4
                                         cmd0_dmem_140_words_filled
IRAM: 00A6 ; -----
```

```
IRAM: 00A6
IRAM: 00A6 cmd0_BASE_not_0:
IRAM: 00A6 ASR16
                                      $ACC1 ; AC1.M ASR16 -> AC1.L
IRAM: 00A7 ; BASE to buffer at 0x0000
IRAM: OOA7
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 00A8
                        SRRI
                                      @$AR2, $ACO.L
IRAM: 00A9 ; loop Ox9f times
IRAM: 00A9
              BL00P
                                      $AX1.H, loc_AD
IRAM: OOAB ; BASE += INCR
IRAM: OOAB
IRAM: OOAB
                        ADD
                                      $ACCO, $ACC1
IRAM: OOAC ; store BASE (with INCR added every loop)
IRAM: 00AC ; 32 bit value
IRAM: OOAC
                      SRRI
                                      @$AR2, $ACO.M
IRAM: OOAD
IRAM: OOAD loc_AD:
IRAM: OOAD
                        SRRI
                                      @$AR2, $ACO.L
IRAM: 00AE ; dest is now 0x140
IRAM: OOAE; load 2 more words from the DMA'ed stream (new BASE)
IRAM: OOAE
IRAM: 00 AE cmd0_dmem_140_words_filled:
            LRRI $ACO.M, @$AR1
IRAM: OOAE
IRAM: OOAF
                       LRRI
                                     $ACO.L, @$AR1
IRAM: 00BO
                                      $ACCO
                       TST
IRAM: 00B1; and another INCR word
                                      $AC1.M, @$AR1
IRAM: 00B1
                      LRRI
IRAM: 00B2 ; if BASE != 0: jump
IRAM:00B2
                       JNZ
                                      loc_B8 ; INCR ac1.m asr16 -> ac2.l
IRAM: 00B4 ; zero out another 0x140 words if BASE is 0
IRAM: 00B4 LOOP $AXO.H
IRAM: 00B5
                        SRRI
                                      @$AR2, $ACO.M
                                   cmd0_another_140_words_filled
IRAM: 00B6
                        JMP
IRAM: 00B8 ; -----
IRAM: 00B8
IRAM: 00B8 loc_B8:
IRAM: 00B8
                                      $ACC1 ; INCR ac1.m asr16 -> ac2.l
                        ASR16
IRAM: 00B9 ; store BASE to dest
                                      @$AR2, $ACO.M
IRAM: 00B9
          SRRI
                       SRRI
IRAM: OOBA
                                      @$AR2, $ACO.L
IRAM: OOBB; for (int i = 0; i < Ox9f; i++, BASE += INCR) {
IRAM: 00BB; *dest++ = BASE >> 16;
IRAM: 00BB; *dest++ = (word)BASE
IRAM: 00BB ; }
IRAM: 00BB
                        BLOOP
                                     $AX1.H, loc_BF
IRAM: OOBD
                                      $ACCO, $ACC1
                        ADD
IRAM: OOBE
                                      @$AR2, $ACO.M
                        SRRI
IRAM: OOBF
IRAM: 00BF loc_BF:
IRAM: 00BF
                                      @$AR2, $ACO.L
                        SRRI
IRAM: 00C0 ; dest is now 0x280
IRAM: 00 CO ; same thing again
IRAM: 00CO
IRAM: 00 co cmd0_another_140_words_filled:
                      LRRI $ACO.M, @$AR1
IRAM: 00CO
IRAM: 00C1
                       LRRI
                                     $ACO.L, @$AR1
IRAM: 00C2
                                     $ACCO
                        TST
IRAM: 00C3
                                     $AC1.M, @$AR1
                        LRRI
IRAM: 00C4
                        JNZ
                                      loc_CA
```

```
IRAM: 00C6
                          LOOP
                                           $AXO.H
IRAM: 00C7
                           SRRI
                                           @$AR2, $ACO.M
                           SRRI Q$AR2, $ACO.M

JMP cmdO_another_140_words_filled_1
IRAM: 00C8
IRAM: 00CA ; -----
IRAM: OOCA
IRAM: OOCA loc_CA:
IRAM: OOCA
                           ASR16
                                           $ACC1
IRAM: OOCB
                           SRRI
                                           @$AR2, $ACO.M
                                        @$AR2, $ACO.L
$AX1.H, loc_D1
$ACCO, $ACC1
IRAM: OOCC
                           SRRI
                        BLOOP
ADD
IRAM: OOCD
IRAM: OOCF
IRAM: 00D0
                           SRRI
                                           @$AR2, $ACO.M
IRAM: 00D1
IRAM: 00D1 loc_D1:
IRAM: 00D1
                           SRRI
                                           @$AR2, $ACO.L
IRAM: 0002; At this point, 3 * 0x140 = 0x3c0 words are filled at the start of DMEM
IRAM: \overline{00}D2; ar2: dest = 0x400 // skip 0x40 bytes
IRAM: 00D2
IRAM: 00D2 cmd0_another_140_words_filled_1:
            LRI $AR2, 0x400
IRAM: 00D4; again, load BASE and INCR
                         LRRI $ACO.M, @$AR1
IRAM: 00D4
                                       $ACO.L, @$AR1
$ACCO : $AC1.M, @$AR1
loc_DD
IRAM: 00D5
                         LRRI
IRAM: 00D6
                         TSTIL
IRAM: 00D7
                          JNZ
                                    $AXO.H
@$AR2, $ACO.M
cmd0_140_filled_at_400
IRAM: 00D9
                          LOOP
IRAM: OODA
                           SRRI
IRAM: OODB
                           JMP
IRAM: 00DD ; ----
IRAM: OODD
IRAM: OODD loc_DD:
IRAM: OODD
                           ASR16
                                           $ACC1
IRAM: OODE
                           SRRI
                                           @$AR2, $ACO.M
IRAM: OODF
                                           @$AR2, $ACO.L
                           SRRI
                                       @$AR2, $ACO.L
$AX1.H, loc_E4
IRAM: OOEO
                          BLOOP
IRAM: 00E2
                                          $ACCO, $ACC1
                          ADD
IRAM: 00E3
                           SRRI
                                           @$AR2, $ACO.M
IRAM: 00E4
IRAM: 00E4 loc_E4:
                       SRRI
                                          @$AR2, $ACO.L
IRAM: 00E4
IRAM: OOE5 ; again load BASE and INCR and fill 140 words
IRAM: 00E5
IRAM: 00E5 cmd0_140_filled_at_400:
IRAM: 00E5
                                          $ACO.M, @$AR1
             LRRI
                                       $ACO.L, @$AR1
$ACCO : $AC1.M, @$AR1
loc_EE
IRAM: 00E6
                          LRRI
IRAM: OOE7
                         TST L
IRAM: 00E8
                          JNZ
IRAM: OOEA
                                          $AXO.H
                           LOOP
IRAM: OOEB
                           SRRI
                                  @$AR2, $AC0.M
cmd0_140_filled_at_540
IRAM: OOEC
                           JMP
IRAM: 00EE ; ----
IRAM: OOEE
IRAM: OOEE loc_EE:
                                      $ACC1
IRAM: OOEE
                           ASR16
                                        @$AR2, $ACO.M
@$AR2, $ACO.L
$AX1.H, loc_F5
IRAM: OOEF
                          SRRI
IRAM: 00F0
                        SRRI
BLOOP
IRAM: 00F1
                                         $ACCO, $ACC1
IRAM: 00F3
                           ADD
```

```
IRAM: 00F4
                                          @$AR2, $ACO.M
                          SRRI
IRAM: 00F5
IRAM: 00F5 loc_F5:
IRAM: 00F5
                                          @$AR2, $ACO.L
IRAM: 00F6; same thing again
IRAM: 00F6
IRAM: 00F6 cmd0_140_filled_at_540:
                                          $ACO.M, @$AR1
IRAM: 00F6
IRAM: 00F7
                                         $ACO.L, @$AR1
                          LRRI
                                       $ACCO: $AC1.M, @$AR1
IRAM: 00F8
                          TST L
IRAM: 00F9
                          JNZ
                                         loc_FF
IRAM: 00FB
                          LOOP
                                         $AXO.H
IRAM: OOFC
                          SRRI
                                          @$AR2, $ACO.M
IRAM: OOFD
                          JMP
                                         cmd0_140_filled_at_680
IRAM: 00FF ; -----
IRAM: OOFF
IRAM: 00FF loc_FF:
IRAM: OOFF
                                         $ACC1
                          ASR16
IRAM: 0100
                                          @$AR2, $ACO.M
                          SRRI
IRAM: 0101
                                       @$AR2, $ACO.L
$AX1.H, loc_106
                                         @$AR2, $ACO.L
                          SRRI
                        BLOOP
IRAM: 0102
IRAM: 0104
                                        $ACCO, $ACC1
                        ADD
IRAM: 0105
                          SRRI
                                         @$AR2, $ACO.M
IRAM: 0106
IRAM: 0106 loc_106:
                         SRRI @$AR2, $ACO.L
IRAM: 0106
IRAM: 0107; at this point, dest is already 0x7c0, not sure why the DSP loads it directly
IRAM:0107 ; going to do the same thing yet again
IRAM: 0107
IRAM: 0107 cmd0_140_filled_at_680:
IRAM: 0107
                                         $AR2, 0x7C0
                                     $ACO.M, @$AR1
$ACO.L, @$AR1
$ACCO: $AC1.M, @$AR1
IRAM: 0109
                         LRRI
IRAM: 010A
                         LRRI
IRAM: 010B
                          TST L
IRAM: 010C
                          JNZ
                                         loc_112
IRAM: 010E
                          LOOP
                                         $AXO.H
IRAM: 010F
                          SRRI
                                         @$AR2, $ACO.M
IRAM: 0110
                          JMP
                                         cmd0_140_filled_at_7c0
IRAM: 0112 ; -----
IRAM: 0112
IRAM: 0112 loc_112:
IRAM: 0112
                          ASR16
                                         $ACC1
IRAM: 0113
                                          @$AR2, $ACO.M
                          SRRI
                                       @$AR2, $ACO.L
$AX1.H, loc_119
IRAM: 0114
                          SRRI
IRAM: 0115
                        BLOOP
IRAM: 0117
                          ADD
                                        $ACCO, $ACC1
IRAM: 0118
                                         @$AR2, $ACO.M
                          SRRI
IRAM: 0119
IRAM: 0119 loc_119:
                          SRRI
IRAM: 0119
                                          @$AR2, $ACO.L
IRAM: 011A; going to do the same thing again
IRAM: 011A; dest is now 0x900
IRAM: 011A
IRAM: 011A cmd0_140_filled_at_7c0:
IRAM: 011A
                         LRRI
                                        $ACO.M, @$AR1
IRAM: 011B
                                        $ACO.L, @$AR1
                        LRRI
                        TST L
                                       $ACCO : $AC1.M, @$AR1
IRAM: 011C
IRAM: 011D
                          JNZ
                                         loc_123
```

```
IRAM: 011F
                                     $AXO.H
                        LOOP
IRAM: 0120
                        SRRI
                                       @$AR2, $ACO.M
                              cmd0_140_filled_at_900
IRAM: 0121
                        JMP
IRAM: 0123 ; -----
                                 ______
IRAM: 0123
IRAM: 0123 loc_123:
IRAM: 0123
                        ASR16
                                       $ACC1
IRAM: 0124
                        SRRI
                                       @$AR2, $ACO.M
IRAM: 0125
                        SRRI
                                       @$AR2, $ACO.L
IRAM: 0126
                                       $AX1.H, loc_12A
                        BLOOP
                                     $ACCO, $ACC1
IRAM: 0128
                        ADD
IRAM: 0129
                        SRRI
                                       @$AR2, $ACO.M
IRAM: 012A
IRAM: 012A loc_12A:
IRAM: 012A
                        SRRI
                                       @$AR2, $ACO.L
IRAM: 012B; dest is now 0xa40
IRAM: 012B; same thing again
IRAM: 012B
IRAM: 012B cmd0_140_filled_at_900:
                                     $ACO.M, @$AR1
IRAM: 012B
             LRRI
                       LRRI
IRAM: 012C
                                     $ACO.L, @$AR1
                                    $ACCO : $AC1.M, @$AR1
IRAM: 012D
                       TST L
IRAM: 012E
                       JNZ
                                     loc_134
IRAM: 0130
                                     $AXO.H
                       LOOP
IRAM: 0131
                                      @$AR2, $ACO.M
                        SRRI
IRAM: 0132
                        JMP
                                      cmd0_done
IRAM: 0134 ; --
IRAM: 0134
IRAM: 0134 loc_134:
IRAM: 0134
                                       $ACC1
                        ASR16
IRAM: 0135
                        SRRI
                                       @$AR2, $ACO.M
IRAM: 0136
                        SRRI
                                       @$AR2, $ACO.L
                                    @$AR2, $ACO.L
$AX1.H, loc_13B
IRAM: 0137
                        BLOOP
IRAM: 0139
                                     $ACCO, $ACC1
                        ADD
IRAM: 013A
                        SRRI
                                       @$AR2, $ACO.M
IRAM: 013B
IRAM: 013B loc_13B:
                        SRRI
IRAM: 013B
                                       @$AR2, $ACO.L
IRAM: 013C; dest should end up at 0xb80
IRAM: 013C
IRAM: 013C cmd0_done:
                       JMP
IRAM: 013C
                                     receive_command
IRAM: 013C ; End of function command_0
```

A.2 Command 0x1

```
IRAM: 0147
                            LRI
                                            $AR1, 0
IRAM: 0149
                                            transform_buffer
                            CALL
IRAM: 014B; restore mmaddr
IRAM: 014B
                                            $AXO.H, cmd1_mmaddrh_temp_E17
                            LR
IRAM: 014D
                            LR
                                            $AXO.L, cmd1_mmaddrl_temp_E18
IRAM: 014F
                            CLR L
                                            $ACC1 : $AX1.L, @$ARO
IRAM: 0150
                            LRI
                                            $AR1, 0x400
IRAM: 0152
                            CALL
                                            transform_buffer
IRAM: 0154 ; restore mmaddr
IRAM: 0154
                                            $AXO.H, cmd1_mmaddrh_temp_E17
                            LR
IRAM: 0156
                                            $AXO.L, cmd1_mmaddrl_temp_E18
                            LR
IRAM: 0158
                            CLR 'L
                                            $ACC1 : $AX1.L, @$ARO
IRAM: 0159
                                            $AR1, 0x7C0
                            LR.I
IRAM: 015B
                            CALL
                                            transform_buffer
IRAM: 015D
                            JMP
                                            receive_command
IRAM: 015D ; End of function command_1
. . .
transform_buffer:
IRAM: 04F1
                                                      ; command_1+14 tp ...
IRAM: 04F1
                           SET16
IRAM: 04F2; input ar1: pointer to data transferred by command_0
IRAM: 04F2 ; DMA OxcO bytes from input mmaddr to E44
IRAM: 04F2
                                            $AX1.H, 0xE44
                           LRI
IRAM: 04F4
                            LRI
                                            $AC1.L, OxCO
IRAM: 04F6
                            CALL
                                            start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 04F8; ac1: mmaddr + 0xc0
IRAM: 04F8
                            ADDAX
                                            $ACC1, $AXO
IRAM: 04F9; save (new) source address
IRAM: 04F9
                                            tf_buffer_mmaddr_temph_E1D, $AC1.M
                            SR.
IRAM: 04FB
                            SR
                                            tf_buffer_mmaddr_templ_E1E, $AC1.L
IRAM: 04FD
                            CLR
                                            $ACC1
IRAM: 04FE
                            CALL
                                            wait_for_dma_finish_0
IRAM: 0500 ; REPEAT 4 TIMES
IRAM: 0500
                                            4, loc_52C
                           BLOOPI
IRAM: 0502 ; restore mmaddr
IRAM: 0502
                                            $AXO.H, tf_buffer_mmaddr_temph_E1D
IRAM: 0504
                                            $AXO.L, tf_buffer_mmaddr_templ_E1E
                           T.R.
IRAM: 0506 ; DMA Oxco more bytes
IRAM: 0506
                                            $AX1.H, OxEA4
                            LRI
IRAM: 0508
                            T.R.T
                                            $AC1.L, 0xC0
IRAM: 050A
                                            start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
                            CALL
IRAM: 050C; mmaddr += 0xc0
IRAM: 050C
                            ADDAX
                                            $ACC1, $AXO
IRAM: 050D ; save mmaddr
IRAM: 050D
                            SR
                                            tf_buffer_mmaddr_temph_E1D, $AC1.M
IRAM: 050F
                                            tf_buffer_mmaddr_templ_E1E, $AC1.L
                            SR
IRAM: 0511
                                            $AR3, 0xE44
                            LRI
IRAM: 0513
                                            transform_buffer_section
                            CALL
IRAM: 0515
                                            $ACC1
                            CLR
IRAM: 0516 ; restore mmaddr
IRAM: 0516
                                            $AXO.H, tf_buffer_mmaddr_temph_E1D
IRAM: 0518
                                            $AXO.L, tf_buffer_mmaddr_templ_E1E
                           LR
IRAM: 051 A ; dma another Oxco bytes
IRAM: 051A
                                            $AX1.H, 0xE44
                           LRI
IRAM: 051C
                                            $AC1.L, OxCO
                            T.R.T
```

```
IRAM: 051E
                                        start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 0520; mmaddr += 0xc0
IRAM: 0520
                                        $ACC1, $AXO
                         ADDAX
IRAM: 0521 ; save mmaddr
IRAM: 0521
                         SR
                                        tf_buffer_mmaddr_temph_E1D, $AC1.M
IRAM: 0523
                         SR
                                        tf_buffer_mmaddr_templ_E1E, $AC1.L
IRAM: 0525
                                        $AR3, OxEA4
                         LRI
IRAM: 0527
                                        transform_buffer_section
                         CALL
IRAM: 0529
                         NOP
IRAM: 052A
                         NUb
IRAM: 052B
                         SET16
IRAM: 052C
IRAM: 052C loc_52C:
                                        $ACC1
IRAM: 052C
                         CLR
IRAM: 052D ; BLOOPI_END
IRAM: 052D
IRAM: 052D ; restore mmaddr
IRAM: 052D
                                        $AXO.H, tf_buffer_mmaddr_temph_E1D
                         T.R.
IRAM: 052F
                         LR
                                        $AXO.L, tf_buffer_mmaddr_templ_E1E
IRAM: 0531 ; DMA another Oxco words
IRAM: 0531
                         I.R.T
                                        $AX1.H, OxEA4
IRAM: 0533
                         LRI
                                        $AC1.L, 0xC0
IRAM: 0535
                         CALL
                                        start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 0537; mmaddr += 0xc0
IRAM: 0537
                                        $ACC1, $AXO
                         ADDAX
IRAM: 0538
                                        $AR3, 0xE44
                         LR.I
IRAM: 053A
                         CALL
                                        transform_buffer_section
IRAM: 053C
                         LRI
                                        $AR3, OxEA4
IRAM: 053E
                                        transform_buffer_section
                         CALL
IRAM: 0540
                         RET
IRAM: 0540 ; End of function transform_buffer
IRAM: 0540
IRAM: 0541
IRAM: 0541 ; ----- S U B R O U T I N E -----
IRAM: 0541
IRAM: 0541
IRAM: 0541 start_DMA_to_DSP_mmaddr_AX0_dspaddr_AX1H_len_AC1L:
IRAM: 0541
                                                 ; CODE XREF: transform_buffer+51p
IRAM: 0541
                                                 ; transform_buffer+191p ...
IRAM: 0541
                         SET16
IRAM: 0542
                                        DMAMMADDRH, $AXO.H
                         SR
IRAM: 0544
                                        DMAMMADDRL, $AXO.L
                         SR
IRAM: 0546
                         SR
                                        DMADSPADDR, $AX1.H
IRAM: 0548
                         ST
                                        DMAControl, 0
IRAM: 054A
                         SRS
                                        DMALength, $AC1.L
IRAM: 054B
                         RET
IRAM: 054B; End of function start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 054B
IRAM: 054C
IRAM: 054C
IRAM: 054C
IRAM: 054C transform_buffer_section:
IRAM: 054C
                                                 ; transform_buffer+361p ...
IRAM: 054C
                         SET40
IRAM: 054D
                         SET15
IRAM: 054E
IRAM: 054F; input AR3 is pointer to start of DMA'ed data in command 1
```

```
IRAM: 054F; input AR1 is pointer to start of DMA'ed data in command O
IRAM: 054F ; load 2 words (base)
IRAM: 054F; AX1.L = scale (from cmd1)
IRAM: 054F ; IX1 = Oxffff (-1)
IRAM: 054F
                                         $AXO.H, @$AR3
                          LRRI
IRAM: 0550
                          LRRI
                                         $AXO.L, @$AR3
IRAM: 0551; ac0 = (i16(base)) * scale;
IRAM: 0551 ; prod = (i16(base >> 16)) * scale;
IRAM: 0551
                          MULX
                                         $AXO.L, $AX1.L
IRAM: 0552
                                         $AXO.H, $AX1.L, $ACCO
                          MULXMV
IRAM: 0553; REPEAT 0x30 = 48 times
IRAM: 0553
                          BLOOPI
                                         0x30, loc_55A
IRAM: 0555; load word from AR1 stream to AC1.ml, don't change AR1
IRAM: 0555; ac0 = (ac0 >> 16) + prod
IRAM: 0555 ; fixed point?
IRAM: 0555
                          ASR16 L
                                         $ACCO: $AC1.M, @$AR1
IRAM: 0556
                          ADDP'LN
                                         $ACCO: $AC1.L, @$AR1
IRAM: 0557 ; load new word from AR3 data stream
IRAM: 0557
                                         $AXO.H, @$AR3
                          LRRI
IRAM: 0558 ; ac1 += ac0
IRAM: 0558; load new AXO.L from AR3 stream
IRAM: 0558
              ADD'L
                                         $ACC1, $ACCO : $AXO.L, @$AR3
IRAM: 0559; same product as above the loop
IRAM: 0559; *(u32*)ar1++ = ac1.ml
IRAM: 0559; this overwrites the previous value
IRAM: 0559
                        MULX
                                         $AXO.L, $AX1.L : @$AR1, $AC1.M
IRAM: 055A
IRAM: 055A loc_55A:
IRAM: 055A
                          MULXMV S
                                         $AXO.H, $AX1.L, $ACCO : @$AR1, $AC1.L
IRAM: 055B ; BLOOPI_END
IRAM: 055B
                          RET
IRAM: 055B; End of function transform_buffer_section
```

A.3 Command 0x2

```
; ----- S U B R O U T I N E -----
IRAM: 01BC
IRAM: 01BC
IRAM: 01BC command_2:
IRAM: 01BC
                         CLR
                                        $ACCO
IRAM: 01BD ; read mmaddr from command stream
IRAM: 01BD
                         CLR'L
                                        $ACC1: $ACO.M, @$ARO
IRAM: 01BE
                         SET16 L
                                        $AC1.M : @$ARO
IRAM: 01BF ; start DMA to DSP DMEM Oxb80 of length Oxc0
IRAM: 01BF; this probably holds some settings or a struct
IRAM: 01BF
                         SRS
                                       DMAMMADDRH, $ACO.M
IRAM: 01CO
                         SRS
                                        DMAMMADDRL, $AC1.M
IRAM: 01C1
                                        DMADSPADDR, 0xB80
                         SI
IRAM: 01C3
                                        DMAControl, 0
IRAM: 01C5
                         SI
                                        DMALength, 0xC0
IRAM: 01C7
                         LRI
                                        $AR2, buffer_sections_E08
IRAM: 01C9; store addresses of buffer sections to DMEM Oxe08
IRAM: 01C9
                         LRI
                                        $AC1.M, 0
IRAM: 01CB
                         SRRI
                                        @$AR2, $AC1.M
IRAM: 01CC
                                        $AC1.M, 0x140
                         LRI
IRAM: 01CE
                         SRRI
                                        @$AR2, $AC1.M
IRAM: 01CF
                         LRI
                                        $AC1.M, 0x280
```

```
IRAM: 01D1
                                            @$AR2, $AC1.M
IRAM: 01D2
                                            $AC1.M, 0x400
                            LRI
IRAM: 01D4
                                            @$AR2, $AC1.M
                            SRRI
IRAM: 01D5
                                            $AC1.M, 0x540
                            T.R.T
IRAM: 01D7
                            SRRI
                                            @$AR2, $AC1.M
IRAM: 01D8
                            LRI
                                            $AC1.M, 0x680
IRAM: 01DA
                            SRRI
                                            @$AR2, $AC1.M
IRAM: 01DB
                                            $AC1.M, 0x7C0
                            LRI
IRAM: 01DD
                            SRRI
                                            @$AR2, $AC1.M
IRAM: 01DE
                                            $AC1.M, 0x900
                            LRI
IRAM: 01E0
                                            @$AR2, $AC1.M
                            SRRI
IRAM: 01E1
                            LRI
                                            $AC1.M, 0xA40
IRAM: 01E3
                            SRRI
                                            @$AR2, $AC1.M
IRAM: 01E4
                                            wait_for_dma_finish_0
                            CALL
IRAM: 01E6; load address from DMA'ed settings and start DMA to DSP 0x3c0
IRAM: 01E6 of length 0x80
IRAM: 01E6
                            T.R.
                                            ACO.M, loc_BA6+1
IRAM: 01E8
                                            $AC1.M, DMEM_BA8
                            LR
IRAM: 01EA
                            SRS
                                            DMAMMADDRH, $ACO.M
                                            DMAMMADDRL, $AC1.M
IRAM: 01EB
                            SRS
IRAM: 01EC
                            ST
                                            DMADSPADDR, 0x3C0
IRAM: 01EE
                            SI
                                            DMAControl, 0
IRAM: 01F0
                            SI
                                            DMALength, 0x80
IRAM: 01F2
                            CLR
                                            $ACCO
IRAM: 01F3
                            CLR
                                            $ACC1
IRAM: 01F4 ; load offset from DMA'ed data and copy value from Oxb31 + offset to E15
IRAM: 01F4
                            LR.
                                            $ACO.M, DMEM_B84
IRAM: 01F6
                            LRI
                                            $AC1.M, 0xB31
IRAM: 01F8
                                            $ACCO, $ACC1
                            ADD
IRAM: 01F9
                            MRR
                                            $AR3, $ACO.M
IRAM: 01FA
                            ILRR
                                            $ACO.M, @$AR3
IRAM: 01FB
                                            DMEM_E15, $ACO.M
                            SR
IRAM: 01FD ; load offset from DMA'ed data and copy value from 0xb34 + offset to E16
IRAM: 01FD
                                            $ACO.M, DMEM_B85
                            LR
IRAM: 01FF
                                            $AC1.M, 0xB34
                            LRI
IRAM: 0201
                            ADD
                                            $ACCO, $ACC1
IRAM: 0202
                            MRR
                                            $AR3, $ACO.M
IRAM: 0203
                            ILRR
                                            $ACO.M, Q$AR3
IRAM: 0204; load offset from DMA'ed data and copy value from Oxb11 + offset to E14
IRAM: 0204
                                            DMEM_E16, $ACO.M
                            SR
IRAM: 0206
                                            $ACO.M, DMEM_B86
                            LR
IRAM: 0208
                            LRI
                                            $AC1.M, 0xB11
IRAM: 020A
                            ADD
                                            $ACCO, $ACC1
IRAM: 020B
                            MRR
                                            $AR3, $ACO.M
IRAM: 020C
                                            $ACO.M, @$AR3
                            ILRR
IRAM: 020D
                            SR
                                            DMEM_E14, $ACO.M
IRAM: 020F; if [B9B] == 0: jump
IRAM: 020F
                            CLR
                                            $ACCO
IRAM: 0210
                                            $ACO.M, DMEM_B9B
                            LR
IRAM: 0212
                            TST
                                            $ACCO
IRAM: 0213
                            JZ
                                            b9b_zero
IRAM: 0215 ; else
IRAM: 0215
                            CLR
                                            $ACC1
IRAM: 0216; store offsets relative to cc0 (command stream start) to E40/41/42/43
IRAM: 0216
                           LR
                                            $AC1.M, loc_B9E
IRAM: 0218
                                            $AC1.M, OxCCO
                            ADDI
IRAM: 021A
                            SR.
                                            cmd2_DMEM_E40_start, $AC1.M
IRAM: 021C
                                            $AC1.M, loc_B9F
                            T.R.
```

```
IRAM: 021E
                                          $AC1.M, OxCCO
                           ADDI
IRAM: 0220
                           SR
                                           cmd2_DMEM_E41_end, $AC1.M
IRAM: 0222
                                           $AC1.M, OxCEO
                           LRI
IRAM: 0224
                           SR
                                           cmd2_DMEM_E42, $AC1.M
IRAM: 0226
                           SR
                                          cmd2_DMEM_E43, $AC1.M
IRAM: 0228
                           CALL
                                          wait_for_dma_finish_0
IRAM: 022A; load DMA address from transferred data and start DMA to DSP DMEM CCO of length 0x40
IRAM: 022A
                                          $ACO.M, DMEM_B9C
                          LR
IRAM: 022C
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 022D
                           LR
                                           $ACO.M, DMEM_B9D
IRAM: 022F
                           SRS
                                          DMAMMADDRL, $ACO.M
IRAM: 0230
                           SI
                                          DMADSPADDR, 0xCC0
IRAM: 0232
                                          DMAControl, 0
                           SI
IRAM: 0234
                           SI
                                          DMALength, 0x40
IRAM: 0236
                           CALL
                                          wait_for_dma_finish_0
IRAM: 0238
                                          receive_command
IRAM: 023A ; -----
IRAM: 023A; store end of command stream (?) to E40/41/42/43
IRAM: 023A
IRAM: 023A b9b_zero:
IRAM: 023A
                                           $AC1.M, OxCEO
                           LRI
IRAM: 023C
                           SR
                                           cmd2_DMEM_E42, $AC1.M
IRAM: 023E
                           SR
                                          cmd2_DMEM_E40_start, $AC1.M
IRAM: 0240
                           SR
                                          cmd2_DMEM_E41_end, $AC1.M
IRAM: 0242
                           SR
                                          cmd2_DMEM_E43, $AC1.M
IRAM: 0244
                           CALL
                                          wait_for_dma_finish_0
IRAM: 0246
                           JMP
                                          receive_command
IRAM: 0246 ; End of function command_2
```

A.4 Command 0x3

```
; ======== S U B R O U T I N E ==============================
IRAM: 0248
IRAM: 0248
IRAM: 0248 command_3:
IRAM: 0248
                                                  ; command_3+1C91j
IRAM: 0248
                                                  ; DATA XREF: ...
IRAM: 0248
                         SET16
IRAM: 0249 ; save command_stream pointer
              SR
IRAM: 0249
                                       cmd3_temp_command_stream, $ARO
IRAM: 024B; ARO holds pointer to address in region where cmd2 DMAs to
IRAM: 024B; AR1 holds pointer to start of region cmd2 DMAs to (second DMA)
IRAM: 024B
IRAM: 024B; aro: buffer_ba2
IRAM: 024B ; ar1: buffer_3c0
IRAM: 024B
                         LRI
                                        $ARO, OxBA2
IRAM: 024D
                         T.R.T
                                        $AR1, 0x3C0
IRAM: 024F
                         LRIS
                                        $ACO.M, 5
IRAM: 0250
                                        cmd3_loop_counter, $ACO.M
IRAM: 0252
                         CLR
IRAM: 0253 ; load loop length from buffer_ba2
IRAM: 0253
IRAM: 0253 cmd3_loop_5_start:
IRAM: 0253
                         CLR L
                                        $ACCO: $AXO.H, @$ARO
IRAM: 0254
                         LRI
                                        $AC1.M, 0xB80
                         BLOOP
IRAM: 0256
                                        $AXO.H, loc_25B
IRAM: 0258; dest = *(buffer_3c0++) + 0xb80
```

```
IRAM: 0258
                          LRRI
                                         $ACO.M, @$AR1
IRAM: 0259
                          ADD'L
                                         $ACCO, $ACC1 : $AX1.L, @$AR1
IRAM: 025A
                                          $AR2, $ACO.M
                          MRR
IRAM: 025B; *dest = *(buffer_3c0++)
IRAM: 025B
IRAM: 025B loc_25B:
IRAM: 025B
                          SRR
                                          @$AR2, $AX1.L
IRAM: 025C ; BLOOP END
IRAM: 025C
IRAM: 025C ; save buffer_3c0 end pointer to E05
IRAM: 025C ; save buffer_ba2 end pointer to E06 (should just be ba3)
                                   $AR3, cmd3_temp_AR1
IRAM: 025C
                          LRI
IRAM: 025E
                          SRRI
                                          @$AR3, $AR1
                          SRRI
IRAM: 025F
                                         @$AR3, $ARO
IRAM: 0260; check flag in struct from command 2
IRAM: 0260
                         LR
                                        $ACO.M, cmd3_flag_B87
IRAM: 0262
                          CMPIS
                                        $ACO.M, 1
IRAM: 0263
                          JZ
                                         cmd3_struct_flag_1
IRAM: 0265
                          JMP
                                        cmd3_struct_flag_0
IRAM: 0267 ; -----
IRAM: 0267 if [b87] == 1
IRAM: 0267
IRAM: 0267 cmd3_struct_flag_1:
IRAM: 0267
           LR
                                         $ACO.M, cmd2_DMEM_E42
IRAM: 0269; load pointer setup by command 2
IRAM: 0269 ; load value from E15 (from struct, setup by command 2)
IRAM: 0269
                                         byte_E1C, $ACO.M
IRAM: 026B ; call pointer
IRAM: 026B
                          LR
                                         $AR3, DMEM_E15
IRAM: 026D
                          CALLR
                                          $AR3
IRAM: 026E; reset state
IRAM: 026E
                          SET16
IRAM: 026F
                          M2
IRAM: 0270
                          CLR
                                          $ACCO
IRAM: 0271
                         CLR
                                          $ACC1
IRAM: 0272 ; load data from struct
                LR
IRAM: 0272
                                         $ACO.M, loc_BB3
IRAM: 0274
                                         $AC1.M, loc_BB2
IRAM: 0276; ac1.m = [bb3] + [bb2]
IRAM: 0276; ax0.l = [bb2]
IRAM: 0276; ax1.h = [bb3] << 1
IRAM: 0276; ac0.m = [bb2]
IRAM: 0276 ; ax0.l = 0x8000
IRAM: 0276
                          MRR
                                         $AXO.L, $AC1.M
IRAM: 0277
                          ADD
                                         $ACC1, $ACCO
IRAM: 0278
                          ASL
                                         $ACCO, 1
IRAM: 0279
                          SET15 MV
                                         $AX1.H : $ACO.M
IRAM: 027A
                                         $ACO.M, $AXO.L
                          MRR
IRAM: 027B
                                          $AXO.L, 0x8000
                          LRI
IRAM: 027D; load pointer to e44
                 LRI
IRAM: 027D
                                          $ARO, byte_E44
IRAM: 027F; prod = ax0.l * ax1.l
IRAM: 027F; *buffer_e44++ = ac0.m
IRAM: 027F ; repeatedly:
IRAM: 027F; ac0 += prod
IRAM: 027F; prod = ax0.l * ax1.l
IRAM: 027F; *buffer_e44++ = ac1.l
IRAM: 027F; ac1 += prod
               *buffer_e44++ = ac1.m
```

```
IRAM: 027F ;
                prod = ax0.l * ax1.l
IRAM: 027F ;
               *buffer_e44++ = ac0.m
IRAM: 027F
                          MULX
                                          $AXO.L, $AX1.H : @$ARO, $ACO.M
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0280
                          MULXAC'S
IRAM: 0281
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0282
                          MULXAC
IRAM: 0283
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0284
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0285
                          MULXAC S
IRAM: 0286
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0287
                          MULXACIS
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0288
                          MULXAC'S
IRAM: 0289
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028A
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028B
IRAM: 028C
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028D
                          MULXAC'S
                          MULXAC
IRAM: 028E
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXACIS
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028F
IRAM: 0290
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0291
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0292
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0293
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0294
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0295
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0296
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0297
                          MULXAC S
IRAM: 0298
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0299
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXACIS
IRAM: 029A
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 029B
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXACIS
IRAM: 029C
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 029D
                          MULXAC S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 029E
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 029F; store final resulting ac0.m in struct
IRAM: 029F
                          SR
                                          loc_BB2, $ACO.M
IRAM: 02A1
                          SET40
IRAM: 02A2; pointer to buffer at Oxe44 again
IRAM: 02A2; load second word stored by command 2
IRAM: 02A2
                                          $ARO, byte_E44
                          LRI
IRAM: 02A4
                                          $AR1, cmd2_DMEM_E43
IRAM: 02A6
                          MRR
                                          $AR3, $AR1
IRAM: 02A7
                          LRRI
                                          $AXO.H, @$AR1
IRAM: 02A8
                          LRRI
                                          $AXO.L, @$ARO
IRAM: O2A9; AC[1 - d] = prod
IRAM: 02A9; prod = AXd.l * AXd.h
IRAM: 02A9; AX[1 - d].h = *buffer_pointed_by_e43
IRAM: 02A9; AX[1 - d].l = *buffer_e44++
IRAM: \overline{02}A9; *buffer_pointed_by_e43++ = AC[1 - d].m // buffer_pointed_by_e43 in both ar1 and ar3
                          MUL'L
IRAM: 02A9
                                          $AXO.L, $AXO.H : $AX1.H, @$AR1
IRAM: 02AA
                          LRRI
                                          $AX1.L, @$ARO
IRAM: 02AB
                          MULMV'L
                                          $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02AC
                          NX LS
                                          $AXO.L : $ACO.M
IRAM: 02AD
                          MULMV'L
                                          $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
IRAM: 02AE
                          NX'LS
                                          $AX1.L : $AC1.M
IRAM: 02AF
                          MULMV'L
                                          $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02BO
                                         $AXO.L : $ACO.M
                          NXTLS
IRAM: 02B1
                          MULMV'L
                                          $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
```

	-	
IRAM: 02B2	NX LS	\$AX1.L : \$AC1.M
IRAM: 02B3	MULMVUL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02B4	NX LS	\$AXO.L : \$ACO.M
IRAM: 02B5	MULMVUL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02B6	NX'LS_	\$AX1.L : \$AC1.M
IRAM: 02B7	MULMV'L	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02B8	NX'LS	\$AXO.L : \$ACO.M
IRAM: 02B9	MULMVLL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02BA	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02BB	MULMVUL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02BC	NXULS	\$AXO.L : \$ACO.M
IRAM: 02BD	MULMVUL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02BE	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02BF	MULMVIL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02CO	NXTLS	\$AXO.L : \$ACO.M
IRAM: 02C1	MULMVIL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02C2	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02C3	MULMVUL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02C4	NXTLS	\$AXO.L : \$ACO.M
IRAM: 02C5	MULMVIL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02C6	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02C7	MULMVIL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM:02C8	NX LS	\$AXO.L: \$ACO.M
IRAM:02C9	MULMV'L	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02CA	NX'LS	\$AX1.L : \$AC1.M
IRAM: 02CB	MULMVIL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02CC	NXTLS	\$AXO.L: \$ACO.M
IRAM: 02CD	MULMVIL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02CE	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02CF	MULMVIL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02DO	NXTLS	\$AXO.L: \$ACO.M
IRAM: 02D1	MULMVIL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02D2	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02D3	MULMVIL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02D4	NXTLS	\$AXO.L : \$ACO.M
IRAM: 02D5	MULMVUL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02D6	NX[LS]	\$AX1.L : \$AC1.M
IRAM: 02D7	MULMVUL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02D8	NXTLS	\$AXO.L : \$ACO.M
IRAM: 02D9	MULMVUL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02DA	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02DB	MULMVUL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02DC	NX LS	\$AXO.L : \$ACO.M
IRAM: 02DD	MULMVUL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02DE	NXTLS	\$AX1.L : \$AC1.M
IRAM: 02DF	MULMVIL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02E0	NXTLS	\$AXO.L : \$ACO.M
IRAM: 02E1	MULMVUL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02E2	NX LS	\$AX1.L : \$AC1.M
IRAM: 02E3	MULMVUL	\$AX1.L, \$AX1.H, \$ACCO : \$AXO.H, @\$AR1
IRAM: 02E4	NXTLS	\$AXO.L : \$ACO.M
IRAM: 02E5	MULMVUL	\$AXO.L, \$AXO.H, \$ACC1 : \$AX1.H, @\$AR1
IRAM: 02E6	NX LS	\$AX1.L : \$AC1.M
IRAM: 02E7	MULMV	\$AX1.L, \$AX1.H, \$ACCO
IRAM: 02E8 ; last step is	different	
IRAM: 02E8	MOVPUS	\$ACC1 : @\$AR3, \$ACO.M
IRAM: 02E9	SRRI	@\$AR3, \$AC1.M
IRAM: 02EA ; call data fr	om command 2	

```
IRAM: 02EA
                                        $AR3, DMEM_E14
IRAM: 02EC ; reset state
IRAM: 02EC
                         SET40
IRAM: 02ED
                         SET15
IRAM: 02EE
                         M2
IRAM: 02EF
                                         $AR3
                         CALLR
IRAM: 02F0
                                         $ACCO
                         CLR
IRAM: 02F1 ; load data from struct
                                        $ACO.M, DMEM_B9B
IRAM: 02F1
IRAM: 02F3
                         TST
                                        $ACCO
IRAM: 02F4
                          JΖ
                                         cmd3_struct_data_0
IRAM: 02F6; transfer data from command 2
IRAM: 02F6
                        LR
                                        $ACO.M, cmd2_DMEM_E42
IRAM: 02F8
                                        cmd2_DMEM_E43, $ACO.M
                         SR
IRAM: 02FA
                         CLR
                                        $ACCO
IRAM: 02FB
                         CLR
                                        $ACC1
IRAM: 02FC
                         T.R.
                                        $ACO.M, loc_B9E
IRAM: 02FE
                                        $AC1.M, loc_BAO
                         LR
IRAM: 0300
                         CMP
IRAM: 0301 ; if [b9e] <= [ba0]:</pre>
IRAM: 0301 ; [b9e]++
IRAM: 0301 ; else:
IRAM: 0301 ; [b9e]--
IRAM: 0301
                        JLE
                                       loc 306
IRAM: 0303
                         DECM
                                       $ACO.M
IRAM: 0304
                         JMP
                                        loc_309
IRAM: 0306 ; --
IRAM: 0306
IRAM: 0306 loc_306:
IRAM: 0306
                         JZ
                                        loc_309
IRAM: 0308
                         INCM
                                        $ACO.M
IRAM: 0309
IRAM: 0309 loc_309:
IRAM: 0309
                                            ; command_3:loc_306†j
                   SR loc_B9E : $ACO.M,
IRAM: 0309
IRAM: 030B; [e40] = [e43] - 0x20 + [b9e] // the incr/decr [b9e]
                              $AC1.M, cmd2_DMEM_E43
IRAM: 030B
                         LR
IRAM: 030D
                         ADDIS
                                        $AC1.M, OxEO
IRAM: 030E
                                       $ACCO, $ACC1
                         ADD
IRAM: 030F
                                        cmd2_DMEM_E40_start, $ACO.M
                         SR.
IRAM: 0311
                         CLR
                                        $ACCO
IRAM: 0312
                         CLR
                                        $ACC1
IRAM: 0313 ; if [b9f] <= [ba1]:</pre>
IRAM: 0313 ; [b9f]++
IRAM: 0313 ; else:
IRAM: 0313 ; [b9f]--
IRAM: 0313
                                        $ACO.M, loc_B9F
                         LR
IRAM: 0315
                                         $AC1.M, loc_BA1
                         LR
IRAM: 0317
                         CMP
IRAM: 0318
                         JLE
                                        loc_31D
IRAM: 031A
                         DECM
                                        $ACO.M
IRAM: 031B
                         JMP
                                        loc_320
IRAM: 031D ; -----
IRAM: 031D
IRAM: 031D loc_31D:
IRAM: 031D
                         JZ
                                        loc_320
IRAM: 031F
                         INCM
                                        $ACO.M
IRAM: 0320
```

```
IRAM: 0320 loc_320:
IRAM: 0320
                                                           ; command_3:loc_31Dfj
IRAM: 0320
                       SR
                                                 loc_B9F : $ACO.M,
IRAM: 0322; [e41] = [e43] - 0x20 + [b9f]
IRAM: 0322
                              LR
                                                $AC1.M, cmd2_DMEM_E43
IRAM: 0324
                               ADDIS
                                                $AC1.M, OxEO
IRAM: 0325
                                                $ACCO, $ACC1
                               ADD
IRAM: 0326
                               SR
                                               cmd2_DMEM_E41_end, $ACO.M
IRAM: 0328
                               JMP
                                               cmd3_struct_flag_0
IRAM: 032A ; -----
IRAM: 032A
IRAM: 032A cmd3_struct_data_0:
IRAM: 032A
                                                 $ACO.M, cmd2_DMEM_E42
IRAM: 032^{\circ}C; [e40] = [e41] = [e43] = [e42]
IRAM: 032C
                              SR
                                                 cmd2_DMEM_E40_start, $ACO.M
IRAM: 032E
                               SR
                                                 cmd2_DMEM_E41_end, $ACO.M
IRAM: 0330
                               SR
                                                 cmd2_DMEM_E43, $ACO.M
IRAM: 0332 if [b87] != 1
IRAM: 0332
IRAM: 0332 cmd3_struct_flag_0:
IRAM: 0332
                                                            ; command_3+E01j
IRAM: 0332
                                                 $ACCO
                              CLR
IRAM: 0333 ; reset state
IRAM: 0333
                              SET16
IRAM: 0334
                               CLRP
IRAM: 0335
                               CLR
                                                 $ACC1
IRAM: 0336
                               MRR
                                                 $PROD.M2, $ACO.M
IRAM: 0337
                               LRIS
                                                 $ACO.M, 0x40
IRAM: 0338 ; prod.m = 0x40
IRAM: 0338; ac1.m - 0x40
IRAM: 0338; ar0 = ar3 = 0xe08
IRAM: 0338
                               MRR
                                                 $PROD.M1, $ACO.M
IRAM: 0339
                               LRI
                                                 $AR3, buffer_sections_E08
IRAM: 033B
                                                 $ARO, $AR3
                               MRR
IRAM: 033C
                              MRR
                                                 $AC1.M, $PROD.M1
IRAM: 033D; ax0.h = *buffer_sections_e08++;
IRAM: 033D ; first step is slightly different
IRAM: 033D ; repeatedly:
IRAM: 033D; ac0.hm = prod.m (=0x40) + ax0.h
IRAM: 033D ;
               ax1.h = *buffer_sections_e08;
               *buffer_sections_e08 = ac1.m;
IRAM: 033D ;
              buffer_sections_e08++; // both ARO and AR3
IRAM: 033D ;
IRAM: 033D; ac1.hm = prod.m (=0x40) + ax1.h
IRAM: 033D; ax0.h = *buffer_sections_e08;
IRAM: 033D; *buffer_sections_e08 = ac0.m;
IRAM: 033D ; buffer_sections_e08++; // both ARO and AR3
IRAM: 033D
IRAM: 033D
                               LRRI
                                                 $AXO.H, @$ARO
                              ADDPAXZ LS $ACCO, $AXO : $AX1.H, @$ARO
ADDPAXZ LS $ACC1, $AX1 : $AXO.H, $ACO.M
ADDPAXZ LS $ACCO, $AXO : $AX1.H, $AC1.M
ADDPAXZ LS $ACC1, $AX1 : $AXO.H, $ACO.M
ADDPAXZ LS $ACC1, $AX1 : $AXO.H, $ACO.M
ADDPAXZ LS $ACC0, $AXO : $AX1.H, $AC1.M
ADDPAXZ LS $ACC1, $AX1 : $AXO.H, $ACO.M
ADDPAXZ LS $ACC1, $AX1 : $AXO.H, $ACO.M
ADDPAXZ LS $ACC0, $AXO : $AX1.H, $AC1.M
IRAM: 033E
IRAM: 033F
IRAM: 0340
IRAM: 0341
IRAM: 0342
IRAM: 0343
IRAM: 0344
                              ADDPAXZ LS $ACC1, $AX1 : $AX0.H, $AC0.M
ADDPAXZ S $ACC0, $AX0 : @$AR3, $AC1.M
IRAM: 0345
IRAM: 0346
                                                 @$AR3, $ACO.M
IRAM: 0347
                               SRRI
```

```
IRAM: 0348; ac0.m = (*buffer_e04++) - 1;
IRAM: 0348; ar1 = *buffer_e04++;
IRAM: 0348; ar0 = *buffer_e04++;
IRAM: 0348
                                           $AR3, cmd3_loop_counter
IRAM: 034A
                           CLR
                                           $ACCO
IRAM: 034B
                                           $ACC1 : $ACO.M, @$AR3
                           CLR'L
IRAM: 034C
                                           $AR1, @$AR3 ; data_E05
                           LRRI
IRAM: 034D
                           LRRI
                                           $ARO, @$AR3 ; cmd3_temp_ARO
IRAM: 034E
                           DECM
                                           $ACO.M
IRAM: 034F
                           SR
                                           cmd3_loop_counter, $ACO.M
IRAM: 0351 ; while (loop_counter)
IRAM: 0351
                           JNZ
                                           cmd3_loop_5_start
IRAM: 0353
                           SET16
IRAM: 0354
                           CLR
                                           $ACCO
IRAM: 0355
                                           $ACO.M, DMEM_B9B
IRAM: 0357
                           TST
                                           $ACCO
IRAM: 0358; if ([b9b] == 0)
IRAM: 0358
                           JΖ
                                           cmd3_b9b_zero
IRAM: 035A; DMA to MMEM from address stored in [e1c]
IRAM: 035A
                                           $ACO.M, DMEM_B9C
                           LR
IRAM: 035C
                           LR
                                           $ACO.L, DMEM_B9D
IRAM: 035E
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 035F
                           SRS
                                           DMAMMADDRL, $ACO.L
IRAM: 0360
                           CLR
                                           $ACCO
IRAM: 0361
                                           $ACO.M, byte_E1C
                           LR
IRAM: 0363
                           SRS
                                           DMADSPADDR, $ACO.M
IRAM: 0364
                           SI
                                           DMAControl, 1
IRAM: 0366
                           SI
                                           DMALength, 0x40
IRAM: 0368
                                           wait_for_dma_finish_0
                           CALL
IRAM: 036A ; same sort of setup as in command 2
IRAM: 036A
IRAM: 036A cmd3_b9b_zero:
IRAM: 036A
                           CLR
                                           $ACCO
IRAM: 036B
                           CLR
                                           $ACC1
                                           $ACO.M, loc_B82
IRAM: 036C
                           LR
IRAM: 036E
                           LR
                                           $AC1.M, loc_B83
IRAM: 0370
                                           DMAMMADDRH, $ACO.M
                           SRS
                                           DMAMMADDRL, $AC1.M
IRAM: 0371
                           SRS
IRAM: 0372
                           SI
                                           DMADSPADDR, 0xB80
IRAM: 0374
                           SI
                                           DMAControl, 1
IRAM: 0376
                           SI
                                           DMALength, 0xC0
IRAM: 0378
                           CALL
                                           wait_for_dma_finish_0
IRAM: 037A
                           CLR
                                           $ACCO
IRAM: 037B
                           LR
                                           $ACO.M, loc_B80
IRAM: 037D
                           LR
                                           $ACO.L, loc_B81
IRAM: 037F
                           TST
                                           $ACCO
IRAM: 0380
                           JNZ
                                           loc_386
IRAM: 0382 ; restore command_stream pointer
IRAM: 0382
                           LR
                                           $ARO, cmd3_temp_command_stream
IRAM: 0384
                           JMP
                                           receive_command
IRAM: 0386 ; --
IRAM: 0386
IRAM: 0386 loc_386:
IRAM: 0386
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 0387
                           SRS
                                           DMAMMADDRL, $ACO.L
IRAM: 0388
                                           DMADSPADDR, 0xB80
                           SI
IRAM: 038A
                                           DMAControl, 0
                           SI
IRAM: 038C
                           SI
                                           DMALength, 0xC0
```

TD AM - 0.28E	IDT	PARO buffor goations FOO
IRAM: 038E	LRI	\$AR2, buffer_sections_E08
IRAM: 0390	LRI	\$AC1.M, 0
IRAM: 0392	SRRI	@\$AR2, \$AC1.M
IRAM: 0393	LRI	\$AC1.M, 0x140
IRAM: 0395	SRRI	@\$AR2, \$AC1.M
IRAM: 0396	LRI	\$AC1.M, 0x280
IRAM: 0398	SRRI	@\$AR2, \$AC1.M
IRAM: 0399	LRI	\$AC1.M, 0x400
IRAM: 039B	SRRI	@\$AR2, \$AC1.M
IRAM:039C	LRI	\$AC1.M, 0x540
IRAM:039E	SRRI	@\$AR2, \$AC1.M
IRAM: 039F	LRI	\$AC1.M, 0x680
IRAM: 03A1	SRRI	@\$AR2, \$AC1.M
IRAM: 03A2	LRI	\$AC1.M, 0x7C0
IRAM: 03A4	SRRI	@\$AR2, \$AC1.M
IRAM: 03A5	LRI	\$AC1.M, 0x900
IRAM:03A7	SRRI	©\$AR2, \$AC1.M
IRAM:03A8	LRI	\$AC1.M, 0xA40
IRAM: 03AA	SRRI	©\$AR2, \$AC1.M
IRAM: 03AB	CALL	wait_for_dma_finish_0
IRAM: 03AD	LR	\$ACO.M, loc_BA6+1
IRAM: 03AF	LR	\$AC1.M, DMEM_BA8
IRAM: 03B1	SRS	DMAMMADDRH, \$ACO.M
IRAM: 03B2	SRS	DMAMMADDRL, \$AC1.M
IRAM: 03B3	SI	DMADSPADDR, 0x3C0
IRAM: 03B5	SI	DMAControl, 0
IRAM: 03B7	SI	DMALength, 0x80
IRAM: 03B9	CLR	\$ACCO
IRAM: 03BA	CLR	\$ACC1
IRAM: 03BB	LR	\$ACO.M, DMEM_B84
IRAM: 03BD	LRI	\$AC1.M, 0xB31
IRAM: 03BF	ADD	\$ACCO, \$ACC1
IRAM: 03CO	MRR	\$AR3, \$ACO.M
IRAM: 03C1	ILRR	\$ACO.M, @\$AR3
IRAM: 03C2	SR	DMEM_E15, \$ACO.M
IRAM: 03C4	LR	\$ACO.M, DMEM_B85
IRAM: 03C6	LRI	\$AC1.M, 0xB34
IRAM: 03C8	ADD	\$ACCO, \$ACC1
IRAM: 03C9	MRR	\$AR3, \$ACO.M
IRAM: 03CA	ILRR	\$ACO.M, @\$AR3
IRAM: 03CB	SR	DMEM_E16, \$ACO.M
IRAM:03CD	LR	\$ACO.M, DMEM_B86
IRAM:03CF	LRI	\$AC1.M, 0xB11
IRAM: 03D1	ADD	\$ACCO, \$ACC1
IRAM: 03D2	MRR	\$AR3, \$ACO.M
IRAM: 03D3		
	ILRR	\$ACO.M, @\$AR3
IRAM: 03D4	SR	DMEM_E14, \$ACO.M
IRAM: 03D6	CLR	\$ACCO
IRAM: 03D7	LR	\$ACO.M, DMEM_B9B
IRAM: 03D9	TST	\$ACCO
IRAM: 03DA	JZ	loc_403
IRAM: 03DC	CLR	\$ACC1
IRAM: 03DD	LR	\$AC1.M, loc_B9E
IRAM: 03DF	ADDI	\$AC1.M, OxCCO
IRAM: 03E1	SR	cmd2_DMEM_E40_start, \$AC1.M
IRAM: 03E3	LR	\$AC1.M, loc_B9F
IRAM: 03E5	ADDI	\$AC1.M, OxCCO
IRAM: 03E7	SR	cmd2_DMEM_E41_end, \$AC1.M
		•

```
IRAM: 03E9
                                          $AC1.M, OxCEO
IRAM: 03EB
                          SR
                                          cmd2_DMEM_E42, $AC1.M
IRAM: 03ED
                                          cmd2_DMEM_E43, $AC1.M
                          SR
IRAM: 03EF
                          CALL
                                          wait_for_dma_finish_0
IRAM: 03F1
                                          $ACO.M, DMEM_B9C
                          LR
IRAM: 03F3
                                         DMAMMADDRH, $ACO.M
                          SRS
IRAM: 03F4
                          LR
                                          $ACO.M, DMEM_B9D
IRAM: 03F6
                          SRS
                                          DMAMMADDRL, $ACO.M
IRAM: 03F7
                          SI
                                          DMADSPADDR, 0xCC0
IRAM: 03F9
                          SI
                                         DMAControl, 0
IRAM: 03FB
                          SI
                                         DMALength, 0x40
IRAM: 03FD
                          CALL
                                          wait_for_dma_finish_0
IRAM: 03FF ; restore command_stream pointer
IRAM: 03FF
                                $ARO, cmd3_temp_command_stream
                   LR
IRAM: 0401
                          JMP
                                          command_3
IRAM: 0403 : ----
IRAM: 0403
IRAM: 0403 loc_403:
IRAM: 0403
                                          $AC1.M, OxCEO
                          LRI
                                          cmd2_DMEM_E42, $AC1.M
IRAM: 0405
                          SR
IRAM: 0407
                          SR
                                         cmd2_DMEM_E40_start, $AC1.M
IRAM: 0409
                          SR
                                         cmd2_DMEM_E41_end, $AC1.M
IRAM: 040B
                          SR
                                         cmd2_DMEM_E43, $AC1.M
IRAM: 040D
                          CALL
                                         wait_for_dma_finish_0
IRAM: 040F
                                          $ARO, cmd3_temp_command_stream
                          T.R.
IRAM: 0411
                          JMP
                                          command 3
```

A.5 Command 0x4, 0x5 and 0x9

```
IRAM: 0413 command_4:
IRAM: 0413
                           SET16
IRAM: 0414 ; DMA 0x780 bytes to main mem from DSP DMEM 0x400
IRAM: 0414 ; MMADDR read from command stream
IRAM: 0414 ; then call mix_buffers with 0x400
IRAM: 0414
                           LRI
                                          $IX2, 0x400
IRAM: 0416
                           CLR
                                          $ACCO
IRAM: 0417
                                          $ACC1: $ACO.M, @$ARO
                           CLR L
                                          $ACO.L, @$ARO
IRAM: 0418
                          LRRI
IRAM: 0419
                           SRS
                                          DMAMMADDRH, $ACO.M
IRAM: 041A
                          SRS
                                          DMAMMADDRL, $ACO.L
IRAM: 041B
                          MRR
                                          $ACO.M, $IX2
IRAM: 041C
                                          DMADSPADDR, $ACO.M
                           SRS
IRAM: 041D
                           SI
                                          DMAControl, 1
IRAM: 041F
                                          DMALength, 0x780
                           SI
IRAM: 0421
                           CALL
                                          wait_for_dma_finish_0
IRAM: 0423
                          CALL
                                          mix_buffers
IRAM: 0425
                           JMP
                                          receive_command
IRAM:0484 mix_buffers:
IRAM: 0484
                                                    ; command_4+10†p ...
IRAM: 0484
                           SET16
IRAM: 0485 ; IX2 holds some address:
IRAM: 0485 ; 0x400 for cmd4
IRAM: 0485 ;
               0x7c0 for cmd9/5
IRAM: 0485
IRAM: 0485 ; read main memory address from command stream
IRAM: 0485; store in AC1.ml and AX0.hl
IRAM: 0485
                                          $AC1.M, @$ARO
                          LRRI
```

```
IRAM: 0486
                                           $AC1.L, @$ARO
                           LRRI
IRAM: 0487
                           MRR
                                           $AXO.H, $AC1.M
IRAM: 0488
                                           $AXO.L, $AC1.L
                           MRR
IRAM: 0489 ; start DMA from main memory address to DSP DMEM 0x400 length 0xc0
IRAM: 0489
                           SRS
                                           DMAMMADDRH, $AC1.M
IRAM: 048A
                           SRS
                                           DMAMMADDRL, $AC1.L
IRAM: 048B
                           CLR
                                           $ACC1
IRAM: 048C
                           MRR
                                           $AC1.L, $IX2
IRAM: 048D
                           SRS
                                           DMADSPADDR, $AC1.L
IRAM: 048E
                           LRIS
                                           $ACO.M, O
IRAM: 048F
                           SRS
                                           DMAControl, $ACO.M
IRAM: 0490
                           CLR
                                           $ACCO
IRAM: 0491
                                           $ACO.L, OxCO
                           LRI
IRAM: 0493
                           SRS
                                           DMALength, $ACO.L
IRAM: 0494; save command stream pointer
IRAM: 0494
                           MRR
                                           $IX1, $ARO
IRAM: 0495 ; ar1: 0xe44
IRAM: 0495; ac0: mmaddr + 0xc0
IRAM: 0495
                                           $AR1, 0xE44
IRAM: 0497
                           ADDAX
                                           $ACCO, $AXO
IRAM: 0498; *(u32*) 0xe44 = ac0
                                 (mmaddr + 0xc0)
IRAM: 0498
                           SRRI
                                           @$AR1, $ACO.M
IRAM: 0499
                           SRRI
                                           @$AR1, $ACO.L
IRAM: 049A
                           LRIS
                                           $AX1.H, 0
                                           $AX1.L, 0x60
IRAM: 049B
                           LRI
IRAM: 049D ac1 = 0x400 + 0x60
IRAM: 049D
                           ADDAX
                                           $ACC1, $AX1
IRAM: 049E *0xe46 = ac1
IRAM: 049E
                           SRRI
                                           @$AR1, $AC1.L
IRAM: 049F ar1 = 0xe44
IRAM: 049F ar0 = 0x400
IRAM: 049F ar2 = ar3 = 0
IRAM: 049F
                                           $AR1, OxE44
                           LRI
IRAM: 04A1
                                           $ARO, $IX2
                           MRR
IRAM: 04A2
                                           $AR3, 0
                           LRI
IRAM: 04A4
                           MRR
                                           $AR2, $AR3
IRAM: 04A5
IRAM: 04A5 cmdf_wait_for_dma_finish:
IRAM: 04A5
                                           $AC1.M, DMAControl
IRAM: 04A6
                                           $AC1.M, 4
                           ANDF
IRAM: 04A8
                           JLNZ
                                           cmdf_wait_for_dma_finish
IRAM: 04AA REPEAT 9 TIMES
IRAM: 04AA
                           BLOOPI
                                           9, loc_4DA
IRAM: 04AC
                           SET16
IRAM: 04AD read mmaddr from 0xe44
IRAM: 04AD recall: we stored one right before this
                                           $AXO.H, @$AR1
IRAM: 04AD
                           LRRI
                                           $AXO.L, @$AR1
IRAM: 04AE
                           LRRI
IRAM: 04AF AXO still holds initial MMADDR
IRAM: 04AF
                           MOVAX
                                           $ACC1, $AXO
IRAM: 04B0
                           SRS
                                           DMAMMADDRH, $AC1.M
IRAM: 04B1
                           SRS
                                           DMAMMADDRL, $AC1.L
IRAM: 04B2
                           CLR
IRAM: 04B3 read dsp address from 0xe44 buffer
IRAM: 04B3
             recal: we stored one right before this
IRAM: 04B3
                                           $AC1.L, @$AR1
                           LRRI
IRAM: 04B4
                                           DMADSPADDR, $AC1.L
                           SRS
IRAM: 04B5
                           SI
                                           DMAControl, 0
```

```
IRAM: 04B7 DMA length 0xc0
IRAM: 04B7
                                            $ACCO
                           CLR
IRAM: 04B8
                                            $ACO.L, OxCO
                           LRI
IRAM: 04BA
                           SRS
                                           DMALength, $ACO.L
IRAM: 04BB restore ar1 pointer to address data
IRAM: 04BB
                           LRI
                                            $AR1, 0xE44
IRAM: 04BD ac0 = mmaddr + 0xc0
IRAM: 04BD
                                           $ACCO, $AXO
                           ADDAX
IRAM: 04BE store mmaddr + 0xc0 again (keep incrementing)
IRAM: 04BE
                           SRRI
                                            @$AR1, $ACO.M
IRAM: 04BF
                                           @$AR1, $ACO.L
                           SRRI
IRAM: 04C0 store dspaddr + 0x60 again (keep incrementing)
IRAM: 04CO
                           LRIS
                                           $AX1.H, 0
IRAM: 04C1
                           LRIS
                                           $AX1.L, 0x60
IRAM: 04C2
                           ADDAX
                                            $ACC1, $AX1
                           SRRI
                                           @$AR1, $AC1.L
IRAM: 04C4 restore ar1 pointer to address data
IRAM: 04C4
                                           $AR1, 0xE44
                           LRI
IRAM: 04C6
                           SET40
IRAM: 04C7 ; arO holds Ox400 in first iteration
IRAM: 04C7 ; ar3 holds 0 in first iteration
                           NX LD
IRAM: 04C7
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04C8
                           NX'LD
                                           $AXO.L: $AX1.L, @$ARO
IRAM: 04C9
                           MOVAX
                                           $ACCO, $AX1
IRAM: 04CA
                                           $ACCO, $AXO
                           ADDAX
                REPEAT Ox17 TIMES
IRAM: 04CB;
IRAM: 04CB
                           BLOOPI
                                           0x17, loc_4D4
IRAM: 04CD
                           NX LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04CE
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
                           MOVAX
IRAM: 04CF
                                           $ACC1, $AX1 : @$AR2, $ACO.M
IRAM: 04D0
                           ADDAX'S
                                           $ACC1, $AXO : @$AR2, $ACO.L
IRAM: 04D1
                           NX'LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04D2
                           NX LD
                                            $AXO.L : $AX1.L, @$ARO
IRAM: 04D3
                           MOVAXIS
                                            $ACCO, $AX1 : @$AR2, $AC1.M
IRAM: 04D4
IRAM: 04D4 loc_4D4:
IRAM: 04D4
                           ADDAX S
                                            $ACCO, $AXO : @$AR2, $AC1.L
IRAM: 04D5 ;
                 BLOOPI END
IRAM: 04D5
                           NX'LD
                                            $AXO.H : $AX1.H, @$ARO
IRAM: 04D6
                           NX'LD
                                            $AXO.L : $AX1.L, @$ARO
                           MOVAX S
IRAM: 04D7
                                            $ACC1, $AX1 : @$AR2, $ACO.M
                                            $ACC1, $AXO : @$AR2, $ACO.L
IRAM: 04D8
                           ADDAX'S
IRAM: 04D9
                                           @$AR2, $AC1.M
                           SRRI
IRAM: 04DA
IRAM: 04DA loc_4DA:
IRAM: 04DA
                           SRRI
                                           @$AR2, $AC1.L
IRAM: 04DB ; BLOOPI END
IRAM: 04DB
                           NXILD
                                            $AXO.H : $AX1.H, @$ARO
IRAM: 04DC
                           NX LD
                                            $AXO.L : $AX1.L, @$ARO
IRAM: 04DD
                           MOVAX
                                            $ACCO, $AX1
IRAM: 04DE
                           ADDAX
                                            $ACCO, $AXO
IRAM: 04DF
                                           0x17, loc_4E8
                           BLOOPI
IRAM: 04E1
                           NX LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04E2
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: 04E3
                           MOVAXIS
                                           $ACC1, $AX1 : @$AR2, $ACO.M
IRAM: 04E4
                           ADDAX S
                                           $ACC1, $AXO : @$AR2, $ACO.L
                           NX LD
IRAM: 04E5
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04E6
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
```

```
IRAM: 04E7
                           MOVAX
                                           $ACCO, $AX1 : @$AR2, $AC1.M
IRAM: 04E8
IRAM: 04E8 loc_4E8:
IRAM: 04E8
                                           $ACCO, $AXO : @$AR2, $AC1.L
                           ADDAX'S
IRAM: 04E9
                           NX LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04EA
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
                           MOVAX'S
IRAM: 04EB
                                           $ACC1, $AX1 : @$AR2, $ACO.M
IRAM: 04EC
                           ADDAX'S
                                           $ACC1, $AXO : @$AR2, $ACO.L
IRAM: 04ED
                                           @$AR2, $AC1.M
                           SRRI
IRAM: 04EE
                                           @$AR2, $AC1.L
                           SRRI
IRAM: 04EF; restore command stream pointer
IRAM: 04EF
                           MRR
                                           $ARO, $IX1
IRAM: 04F0
```

A.6 Command 0x6

```
IRAM: 0165 command_6:
IRAM: 0165
                           CLR
                                            $ACCO
IRAM: 0166
                           SET16
IRAM: 0167 DMA 0x780 bytes from DSP DMEM[0] to main mem address from command stream
IRAM: 0167
                                           $ACO.M, @$ARO
                           LRRI
                                           $ACO.L, @$ARO
IRAM: 0168
                           LRRI
IRAM: 0169
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 016A
                           SRS
                                           DMAMMADDRL, $ACO.L
IRAM: 016B
                           SI
                                           DMADSPADDR, 0
IRAM: 016D
                           SI
                                           DMAControl, 1
IRAM: 016F
                           SI
                                           DMALength, 0x780
IRAM: 0171
                           CALL
                                           wait_for_dma_finish_0
IRAM: 0173
                           JMP
                                           receive_command
IRAM: 0173 ; End of function command_6
```

A.7 Command 0x7

```
command_7:
IRAM: 0574
                            CLR
                                            $ACCO
IRAM: 0575
                            CLR L
                                            $ACC1 : $ACO.M, @$ARO
IRAM: 0576
                            SET16 L
                                            $ACO.L : @$ARO
IRAM: 0577 ; DMA 0x20 bytes from mmaddr read from command stream to buffer at 0xe44
IRAM: 0577
                            SRS
                                            DMAMMADDRH, $ACO.M
IRAM: 0578
                            SRS
                                            DMAMMADDRL, $ACO.L
IRAM: 0579
                            SI
                                            DMADSPADDR, 0xE44
IRAM: 057B
                            SI
                                            DMAControl, 0
IRAM: 057D
                            CLR
                                            $ACC1
IRAM: 057E
                                            $AC1.L, 0x20
                            LRIS
IRAM: 057F
                            SRS
                                            DMALength, $AC1.L
IRAM: 0580; mmaddr += 0x20
IRAM: 0580
                                            $ACCO, $ACC1
                            ADD
IRAM: 0581
          ; save command_stream pointer
IRAM: 0581
                           MRR
                                            $IXO, $ARO
IRAM: 0582
                                            $ARO, 0x280
                            LR.I
IRAM: 0584
                            LRI
                                            $AR1, 0
IRAM: 0586
                                            $AR2, 0x140
                            LRI
IRAM: 0588
                                            $AR3, 0xE44
                           T.R.T
IRAM: 058A
                            L.R.T.S
                                            $AXO.H, 0
IRAM: 058B; wait for DMA to finish
IRAM: 058B
IRAM: 058B loc_58B:
```

```
IRAM: 058B
                                           $AC1.M, DMAControl
                           LRS
IRAM: 058C
                           ANDF
                                           $AC1.M, 4
IRAM: 058E
                           JLNZ
                                           loc_58B
IRAM: 0590 ; DMA 0x260 bytes from mmaddr to 0xe54 (contiguous with previous section)
                                           DMAMMADDRH, $ACO.M
IRAM: 0590
                           SRS
                                           DMAMMADDRL, $ACO.L
IRAM: 0591
                           SRS
IRAM: 0592
                           SI
                                           DMADSPADDR, 0xE54
IRAM: 0594
                           SI
                                           DMAControl, 0
IRAM: 0596
                           SI
                                           DMALength, 0x260
IRAM: 0598
                           LRI
                                           $AC1.M, OxAO
IRAM: 059A
                           SET40
IRAM: 059B; REPEAT 0xa0 = 160 TIMES
IRAM: 059B ; initially:
IRAM: 059B; ARO-AR3: sections in Ox3c0 buffer at Ox0000
IRAM: 059B ; ARO = 0x280
IRAM: 059B ; AR1 = 0
IRAM: 059B; AR2 = 0x140
IRAM: 059B; AR3 = 0xe44 // buffered data
IRAM: 059B
                                           $AC1.M, loc_5A4
                           BLOOP
IRAM: 059D
                           LRRI
                                           $ACO.M, @$AR3
IRAM: 059E ; clear out section at 0x280
IRAM: 059E; copy words from 0xe44 to 0x000 and 0x140
IRAM: 059E
                           SRRI
                                           @$ARO, $AXO.H
IRAM: 059F
                                           $ACO.L, @$AR3
                           LRRI
IRAM: 05A0
                                           @$ARO, $AXO.H
                           SRRI
IRAM: 05A1
                           SRRI
                                           @$AR2, $ACO.M
IRAM: 05A2
                                           @$AR2, $ACO.L
                           SRRI
IRAM: 05A3
                           SRRI
                                           @$AR1, $ACO.M
IRAM: 05A4
IRAM: 05A4 loc_5A4:
IRAM: 05A4
                           SRRI
                                           @$AR1, $ACO.L
IRAM: 05A5 ; BLOOP END
IRAM: 05A5
IRAM: 05A5 ; restore command_stream pointer
IRAM: 05A5
                                           $ARO, $IXO
IRAM: 05A6
                           JMP
                                           receive_command
```

A.8 Command 0x8

```
command_8:
IRAM: 0B37
                           SET16
IRAM: 0B38
                           CLR
                                           $ACCO
IRAM: 0B39 ; read mmaddr from command stream
IRAM: OB39 ; DMA Ox100 bytes to Oxe80 from mmaddr
IRAM: 0B39
                           CLR L
                                           $ACC1: $ACO.M, @$ARO
IRAM: OB3A
                                           $ACO.L, @$ARO
                           LRRI
IRAM: OB3B
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: OB3C
                                           DMAMMADDRL, $ACO.L
                           SRS
IRAM: OB3D
                                           DMADSPADDR, 0xE80
                           ST
IRAM: OBSF
                           SI
                                           DMAControl, 0
IRAM: 0B41
                           SI
                                           DMALength, 0x100
IRAM: OB43; save mmaddr in AX1
IRAM: 0B43
                                           $AX1.H, $ACO.M
IRAM: 0B44
                           MRR
                                           $AX1.L, $ACO.L
IRAM: 0B45
                                           $ACCO
                           CLR
IRAM: OB46; wait for DMA to finish
IRAM: 0B46
```

```
IRAM: 0B46 loc_B46:
IRAM: 0B46
                                          $ACO.M, DMAControl
                          LRS
IRAM: 0B47
                                          $ACO.M, 4
                          ANDF
IRAM: 0B49
                          JLNZ
                                          loc_B46
\overline{\text{IRAM}}: \overline{\text{OB4B}} ; read another mmaddr from command stream and DMA 0x280 bytes to 0x280
IRAM: 0B4B
                                          $ACO.M, @$ARO
                          LRRI
IRAM: OB4C
                          LRRI
                                          $ACO.L, @$ARO
IRAM: OB4D
                          SRS
                                          DMAMMADDRH, $ACO.M
IRAM: OB4E
                          SRS
                                          DMAMMADDRL, $ACO.L
IRAM: OB4F
                                          DMADSPADDR, 0x280
                          SI
IRAM: 0B51
                          SI
                                          DMAControl, 0
IRAM: 0B53
                          SI
                                          DMALength, 0x280
IRAM: 0B55 ; save command stream pointer
IRAM: 0B55 MRR
                                          $IXO, $ARO
IRAM: OB56 ; ar0: data_ptr, pointer to DMAd data
IRAM: OB56
                          LRI
                                          $ARO, 0x280
IRAM: 0B58
                          L.R.
                                          $AR1, byte_E1B; written to in main_entry (0xe80)
IRAM: \overline{O}B5A ; IX1 = 0
IRAM: OB5A; WR1 = Ox7f
IRAM: 0B5A ; AR2 = OxfOO
IRAM: OB5A; IX3 = AR3 = Ox16b4 (in DSP_COEF)
IRAM: OB5A ; AR1: buffer_foo, wrap every 0x80 bytes
IRAM: OB5A ; AR3: coef
IRAM: OB5A
                          LRI
                                          $IX1, 0
IRAM: OB5C
                                          $WR1, Ox7F
                          LRI
IRAM: OB5E
                                          $AR2, 0xF00
                          LRI
IRAM: 0B60
                                          $AR3, 0x16B4
                          LRI
IRAM: 0B62
                          MRR
                                          $IX3, $AR3
IRAM: 0B63
                          CLR
                                          $ACCO
IRAM: 0B64; wait for DMA to finish
IRAM: 0B64
IRAM: 0B64 loc_B64:
IRAM: 0B64
                          LRS
                                          $ACO.M, DMAControl
IRAM: 0B65
                                          $ACO.M, 4
                          ANDF
IRAM: 0B67
                                          loc_B64
                          JLNZ
IRAM: 0B69
                          SET40
IRAM: OB6A; u32 data = *(u32*)data_ptr++;
IRAM: OB6A
                          M2 L
                                          $AC1.M : @$ARO
IRAM: OB6B
                          CLR15 L
                                          $AC1.L : @$ARO
IRAM: OB6C
                                          $ACC1
IRAM: OB6D; *ptr_E1B = data.lo
IRAM: OB6D
                                          @$AR1, $AC1.M
IRAM: OB6E; AXO.H = AX1.L = *coef++
IRAM: OB6E
                          CLRP LD
                                          $AXO.H : $AX1.L, @$AR3
IRAM: \overline{O}B6F; prod = 0
IRAM: OB6F
                          LOOPI
                                          0x7E
IRAM: OB70 ; WHAT IS AXO.L INITIALLY??
IRAM: 0B70
IRAM: 0B70; repeat 0x7e:
IRAM: OB70; prod += AXO.L * AXO.H
IRAM: 0B70 ;
               AXO.H = AX1.L = *coef++
IRAM: 0B70
                          MADD'LD
                                          $AXO.L, $AXO.H: $AXO.H, $AX1.L, Q$AR3; REPEAT Ox7e = 12
IRAM: OB71; prod += AXO.L * AXO.H
IRAM: OB71; AXO.H = AX1.L = *coef
IRAM: 0B71; coef += 0x16b4 (this doesnt matter because ar3 is reloaded after this)
IRAM: 0B71
                         MADD'LDN
                                    $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: OB72; acO = prod + AXO.L * AXO.H
IRAM: 0B72; ac1.ml = *(u32*)data_ptr++
```

```
IRAM: 0B72
                           MADD'L
                                           $AXO.L, $AXO.H : $AC1.M, @$ARO
IRAM: OB73
                           MOVPL
                                           $ACCO: $AC1.L, @$ARO
IRAM: 0B74 ; ac1 <<= 16
IRAM: OB74; *buffer_f00++ = ac0.m
IRAM: 0B74
                           LSL16'S
                                           $ACC1 : @$AR2, $ACO.M
IRAM: 0B75
                           SRR
                                           @$AR1, $AC1.M
IRAM: OB76; REPEAT Ox9e = 158 TIMES
IRAM: 0B76
                           BLOOPI
                                           0x9E, loc_B80
IRAM: OB78; coef = 0x16b4
IRAM: 0B78
                           MRR
                                           $AR3, $IX3
IRAM: 0B79 ; same thing as before
IRAM: 0B79
                           CLRP LD
                                           $AXO.H : $AX1.L, @$AR3
IRAM: OB7A
                           LOOPI
                                           0x7E
IRAM: OB7B
                           MADD'LD
                                           $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: OB7C
                           MADD'LDN
                                           $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
                                           $AXO.L, $AXO.H : $AC1.M, @$ARO
IRAM: 0B7D
                           MADD'L
IRAM: OB7E
                           MOVP'L
                                           $ACCO: $AC1.L, @$ARO
IRAM: OB7F
                           LSL16 S
                                           $ACC1 : @$AR2, $ACO.M
IRAM: 0B80
                                           @$AR1, $AC1.M
                           SRR
IRAM: 0B81 ; BLOOPI END
IRAM: 0B81
                           MRR
                                           $AR3, $IX3
IRAM: OB82; restore coef = Ox16b4
IRAM: 0B82; same thing as before
IRAM: 0B82
                           CLRP'LD
                                           $AXO.H : $AX1.L, @$AR3
IRAM: 0B83
                           LOOPI
                                           0x7E
IRAM: 0B84
                           MADD LD
                                           $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: 0B85
                                                    ; command_3+17Ctr
IRAM: 0B85
                           MADD'LDN
                                           $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: 0B86
                           MADD
                                           $AXO.L, $AXO.H
IRAM: 0B87
                           MOVP
                                           $ACCO
IRAM: 0B88
                           SRRI
                                           @$AR2, $ACO.M
IRAM: 0B89 ; store end of OxfOO buffer to e1b
IRAM: 0B89
                           SR
                                           byte_E1B, $AR1
IRAM: 0B8B
                           LRI
                                           $ARO, 0x280
IRAM: OB8D
                                           $AR3, 0xF00
                           LRI
                                           $AR1, 0
IRAM: OBSF
                           LRI
IRAM: 0B91
                           LRI
                                           $AR2, 0x140
IRAM: 0B93
                           LRI
                                           $WR1, OxFFFF
IRAM: 0B95
                           CLR
                                           $ACC1
IRAM: 0B96
                           CLR
                                           $ACCO
IRAM: 0B97
                           SET40
IRAM: 0B98 REPEAT 0xa0 = 160 TIMES
IRAM: 0B98
                          BLOOPI
                                           OxAO, loc_BAO
IRAM: OB9A; ac1.ml = EXTS16(*buffer_f00++)
IRAM: OB9A : *buffer_280++ = 0
IRAM: OB9A; *buffer_280++ = 0
IRAM: OB9A
                                           $AC1.M, @$AR3
                           LRRI
                           ASR16 S
IRAM: 0B9B
                                           $ACC1: Q$ARO, $ACO.M
IRAM: 0B9C
                                           @$ARO, $ACO.M
                           SRRI
IRAM: 0B9D ; store ac1.ml to *buffer_0++, *buffer_0++
IRAM: OB9D
                           SRRI
                                           Q$AR1, $AC1.M
IRAM: OB9E
                           NEG'S
                                           $ACC1 : @$AR1, $AC1.L
IRAM: OB9F ; store -ac1.ml to *buffer_140++, *buffer_140++
IRAM: OB9F
                           SRRI
                                           @$AR2, $AC1.M
IRAM: OBAO
                           SRRI
                                           @$AR2, $AC1.L
IRAM: OBA1 ; BLOOPI END
IRAM: OBA1
                           SET16
IRAM: OBA2 ; restore mmaddr
```

```
IRAM: OBA2
                                            $ACO.M, $AX1.H
                           MR.R.
IRAM: OBA3
                           MRR
                                            $ACO.L, $AX1.L
IRAM: OBA4; DMA DMEM Oxe80 back to main memory
IRAM: OBA4
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: OBA5
                           SRS
                                           DMAMMADDRL, $ACO.L
IRAM: OBA6
IRAM: OBA6 loc_BA6:
IRAM: OBA6
                                                      ; command_3+165tr
IRAM: OBA6
                           SI
                                            DMADSPADDR, 0xE80
IRAM: OBA8
IRAM: OBA8 DMEM_BA8:
IRAM: OBA8
                                                      ; command_3+167tr
IRAM: OBA8
                           SI
                                           DMAControl, 1
IRAM: OBAA
                           SI
                                           DMALength, 0x100
IRAM: OBAC
                           CALL
                                            wait_for_dma_finish_0
IRAM: OBAE ; restore command_stream pointer
IRAM: OBAE
                           MRR
                                            $ARO, $IXO
IRAM: OBAF
                            JMP
                                           receive_comman
```

A.9 Command 0xd

```
IRAM: 01A9 command_d:
IRAM: 01A9
                           SET16 L
                                           $ACO.M : @$ARO
IRAM: 01AA ; load main memory address and length from command stream
IRAM: 01AA
                          CLR L
                                          $ACC1 : $ACO.L, @$ARO
IRAM: 01AB
                          LRRI
                                           $AC1.M, @$ARO
IRAM: 01AC; DMA to command stream address
IRAM: 01AC
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 01AD
                                           DMAMMADDRL, $ACO.L
                           SRS
IRAM: 01AE
                           SI
                                           DMADSPADDR, 0xC00
IRAM: 01BO
                                          DMAControl, 0
                           ST
IRAM: 01B2
                           ADDIS
                                           $AC1.M, 3
IRAM: 01B3
                           ANDI
                                           $AC1.M, OxFFF0
IRAM: 01B5 ; round to 16 byte blocks
IRAM: 01B5 ; DMALen = (len_from_stream + 3) & Oxfff0
IRAM: 01B5
                           SRS
                                          DMALength, $AC1.M
IRAM: 01B6
                           CALL
                                           wait_for_dma_finish_0
IRAM: 01B8
                           LRI
                                           $ARO, OxCOO
IRAM: 01BA
                           JMP
                                           receive_command
```

A.10 Command 0xe

```
IRAM: 043B command_e:
IRAM: 043B
                           CLR15
IRAM: 043C
                           M2
IRAM: 043D
                           CLR
                                           $ACCO
IRAM: 043E; read mmaddr from command stream and DMA 0x280 bytes from 0x280
IRAM: 043E
                                           $ACC1: $ACO.M, @$ARO
                           CLR L
                                           $AC1.M, @$ARO
IRAM: 043F
                           LRRI
IRAM: 0440
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 0441
                           SRS
                                           DMAMMADDRL, $AC1.M
IRAM: 0442
                                           DMADSPADDR, 0x280
                           SI
IRAM: 0444
                           SI
                                           DMAControl, 1
IRAM: 0446
                           SI
                                           DMALength, 0x280
IRAM: 0448 ; load mmaddr AXO.HL from command stream
IRAM: 0448
                           SET40 L
                                           $AXO.H : @$ARO
IRAM: 0449
                           CLR'L
                                           $ACCO: $AXO.L, @$ARO
```

```
IRAM: 044A
                                           $AR1, 0x400 ; u16* buffer_400
IRAM: 044C
                                           $AR3, 0 ; u16* buffer_0
                           LRI
IRAM: 044E
                                           $AR2, 0x140 ; u16* buffer_140
                           LRI
IRAM: 0450
                           LRI
                                           $AX1.L, 0x80
IRAM: 0452
                           CALL
                                          wait_for_dma_finish_0
IRAM: 0454 ; REPEAT 5 TIMES
IRAM: 0454
                                           5, loc_46C
                           BLOOPI
IRAM: 0456
                                           $AX1.H, $AR1; buffer400_loop_start
IRAM: 0457 ;
               REPEAT Ox20 TIMES
IRAM: 0457
                                           0x20, loc_45E
                           BLOOPI
IRAM: 0459; ac0.ml = *(u32*)buffer_140++;
IRAM: 0459 ; ac0 <<= 16;
IRAM: 0459; ac1.ml = *(u32*)buffer_0++;
IRAM: 0459 ; ac1 <<= 16;
IRAM: 0459; *buffer_400++ = ac0.m
IRAM: 0459; *buffer_400++ = ac1.m
IRAM: 0459
                           CLR'L
                                           $ACC1: $ACO.M, @$AR2
IRAM: 045A
                                           $ACO.L, @$AR2
                           LRRI
IRAM: 045B
                                           $ACCO: $AC1.M, @$AR3
                           LSL16 L
IRAM: 045C
                                           $AC1.L, @$AR3
                           LRRI
IRAM: 045D
                           LSL16 S
                                           $ACC1 : @$AR1, $ACO.M
IRAM: 045E
IRAM: 045E loc_45E:
IRAM: 045E
                           CLR'S
                                           $ACCO : @$AR1, $AC1.M
IRAM: 045F ;
                BLOOPI END
IRAM: 045F
                                           $ACC1
                           CLR
IRAM: 0460
                                           $ACCO, $AXO; mmaddr
                           MOVAX
IRAM: 0461
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 0462
                                           DMAMMADDRL, $ACO.L
                           SRS
IRAM: 0463
                                           $AC1.M, $AX1.H; buffer400_loop_start
                           MRR
IRAM: 0464
                           SRS
                                           DMADSPADDR, $AC1.M
IRAM: 0465
                                           $AC1.M, 1
                           LRIS
IRAM: 0466
                           SRS
                                           DMAControl, $AC1.M
IRAM: 0467
                                           $AC1.M, $AX1.L
                           MRR
IRAM: 0468
                                           DMALength, $AC1.M
                           SRS
IRAM: 0469
                           ADDAXL
                                           $ACCO, $AX1.L ; 0x80
IRAM: 046A
                           MRR
                                           AXO.H, ACO.M; mmaddr += 0x80
                                           $AXO.L, $ACO.L
IRAM: 046B
                           MRR
IRAM: 046C
IRAM: 046C loc_46C:
IRAM: 046C
                                           $ACCO
                           CLR
IRAM: 046D ; BLOOPI END
IRAM: 046D
IRAM: 046D cmde_wait_for_dma_finish:
IRAM: 046D
                                           $ACO.M, DMAControl
                           LRS
IRAM: 046E
                           ANDF
                                           $ACO.M, 4
IRAM: 0470
                           JLNZ
                                           cmde_wait_for_dma_finish
IRAM: 0472
                           JMP
                                           receive_command
IRAM: 0472 ; End of function command_e
```

A.11 Command 0xf

```
command_f:
IRAM: 047A
IRAM: 047A ; FUNCTION CHUNK AT IRAM: 0C91 SIZE 00000000D BYTES
IRAM: 047A
IRAM: 047A SI ToCPUMailHi, 0xDCD1
```

```
IRAM: 047C all jump table entries are some form of resetting
IRAM: 047C
IRAM: 047C send mail dcd10002 and trigger IRQ
IRAM: 047C
                                    ToCPUMailLo, 2
                      ST
IRAM: 047E
                       SI
                                    DIRQ, 1
IRAM: 0480
                       JMP
                                   cmdf_jump_table_select
                    .word j_send_dcd10001_irq, debug_reset, j_rom_start, j_wait_for_babe_0
IRAM: OCSD cmd_f_table
IRAM: 0C91 ; -----
IRAM: OC91 ; START OF FUNCTION CHUNK FOR command_f
IRAM: OC91
IRAM: OC91 cmdf_jump_table_select:
IRAM: OC91
IRAM: OC92
                                    $ACCO
                       CLR
IRAM: OC93
                       CLR
                                    $ACC1
IRAM: 0C94
                       CALL
                                    cmdf_wait_for_cpu_mail_ac0m
IRAM: OC96
                                    $AC1.M, FromCPUMailLo
                       LRS
IRAM: OC97
                                    $ACO.M, cmd_f_table
                       LRI
IRAM: OC99
                       ADD
                                   $ACCO, $ACC1
IRAM: OC9A
                      MRR
                                   $AR3, $ACO.M
IRAM: OC9B
                      ILRR
                                   $AC1.M, @$AR3
IRAM: OC9C
                      MRR
                                   $AR3, $AC1.M
IRAM: OC9D
                       JMPR
                                   $AR3
IRAM: OC9D ; END OF FUNCTION CHUNK FOR command_f
IRAM: 0C9E ; -----
IRAM: OC9E
                      HALT
IRAM: OC9F
IRAM: OC9F ; ========= S U B R O U T I N E ==================
IRAM: OC9F
IRAM: OC9F ; Attributes: thunk
IRAM: OC9F
IRAM: OC9F j_send_dcd10001_irq:
                           send_dcd10001_irq
IRAM: OC9F
           JMP
IRAM: OC9F ; End of function j_send_dcd10001_irq
IRAM: OC9F
IRAM: OCA1 ; -----
IRAM: OCA1
                     HALT
IRAM: OCA2
IRAM: OCA2 ; ========= S U B R O U T I N E ==================
IRAM: OCA2
IRAM: OCA2
IRAM: OCA2 debug_reset:
IRAM: OCA2
                                    $ACCO
                       CLR
IRAM: OCA3
                       CLR
                                    $ACC1
IRAM: OCA4
                       CALL
                                    cmdf_wait_for_cpu_mail_ac0m
                                    $ACO.L, FromCPUMailLo
IRAM: OCA6
                       LRS
IRAM: OCA7
                       CALL
                                    wait_for_mail_from_cpu_ac1m
IRAM: OCA9
                       LRS
                                    $AC1.L, FromCPUMailLo
IRAM: OCAA
                       CALL
                                    wait_for_mail_from_cpu_ac1m
IRAM: OCAC
                      LRS
                                    $AC1.M, FromCPUMailLo
IRAM: OCAD
                       SRS
                                    DMAMMADDRH, $ACO.M
IRAM: OCAE
                       SRS
                                    DMAMMADDRL, $ACO.L
IRAM: OCAF
                      SI
                                    DMAControl, 1
IRAM: OCB1
                                    DMADSPADDR, $AC1.M
                       SRS
IRAM: OCB2
                                    DMALength, $AC1.L
                       SRS
IRAM: OCB3
                       CLR
                                    $ACCO
```

```
IRAM: OCB4
                                   $ACC1
                      CLR
IRAM: OCB5
                      CALL
                                   cmdf_wait_for_cpu_mail_ac0m
IRAM: OCB7
                                   $ACO.L, FromCPUMailLo
                      LRS
IRAM: OCB8
                      MRR
                                   $IXO, $ACO.M
IRAM: OCB9
                      MRR
                                   $IX1, $ACO.L
IRAM: OCBA
                      CALL
                                   wait_for_mail_from_cpu_ac1m
IRAM: OCBC
                      LRS
                                   $AC1.L, FromCPUMailLo
IRAM: OCBD
                      CALL
                                   wait_for_mail_from_cpu_ac1m
IRAM: OCBF
                      LRS
                                   $AC1.M, FromCPUMailLo
IRAM: OCCO
                      MRR
                                   $IX2, $AC1.M
IRAM: OCC1
                                   $IX3, $AC1.L
                      MRR
IRAM: OCC2
                      CLR
                                   $ACCO
IRAM: OCC3
                      CALL
                                   cmdf_wait_for_cpu_mail_ac0m
IRAM: OCC5
                      LRS
                                   $ACO.M, FromCPUMailLo
IRAM: OCC6
                      MRR
                                   $ARO, $ACO.M
IRAM: OCC7
                      CLR
                                   $ACC1
IRAM: OCC8
                      CALI.
                                   wait_for_mail_from_cpu_ac1m
IRAM: OCCA
                                   $AXO.L, FromCPUMailLo
                      LRS
IRAM: OCCB
                                   $AXO.H, $AC1.M
                      MRR
IRAM: OCCC
                      CALL
                                   cmdf_wait_for_cpu_mail_ac0m
IRAM: OCCE
                      LRS
                                   $AX1.L, FromCPUMailLo
IRAM: OCCF
                      CALL
                                   cmdf_wait_for_cpu_mail_ac0m
IRAM: OCD1
                      LRS
                                   $AX1.H, FromCPUMailLo
IRAM: OCD2
IRAM: OCD2 cmdf_wait_for_dma_finish:
IRAM: OCD2
                                   $ACO.M, DMAControl
IRAM: OCD3
                      ANDF
                                   $ACO.M, 4
IRAM: OCD5
                      JLNZ
                                   cmdf_wait_for_dma_finish
IRAM: OCD7
                      JMP
                                   sub_80B5
IRAM: OCD7 ; End of function debug_reset
IRAM: OCD7
IRAM: OCD7 ; -----
IRAM: OCD9
                     .word 0x21 ; !
IRAM: OCDA
IRAM: OCDA
IRAM: OCDA ; Attributes: thunk
IRAM: OCDA
IRAM: OCDA j_rom_start:
IRAM: OCDA
                     JMP
                                  rom_start
IRAM: OCDA ; End of function j_rom_start
IRAM: OCDA
IRAM: OCDC ; -----
IRAM: OCDC
                     HAT.T
IRAM: OCDD
IRAM: OCDD ; ========= S U B R O U T I N E ===================
IRAM: OCDD
IRAM: OCDD ; Attributes: thunk
IRAM: OCDD
IRAM: OCDD j_wait_for_babe_0:
IRAM: OCDD
             JMP
                                   wait_for_babe
IRAM: OCDD ; End of function j_wait_for_babe_0
IRAM: OCDD
IRAM: OCDF ; -----
IRAM: OCDF
                     HALT
IRAM: OCEO
IRAM: OCEO
```

```
IRAM: OCEO cmdf_wait_for_cpu_mail_acOm:
IRAM: OCEO
                                                    ; debug_reset+21p ...
IRAM: OCEO
                                          $ACO.M, FromCPUMailHi
                          LRS
IRAM: OCE1
                                          $ACO.M, 0x8000
                           ANDCF
IRAM: OCE3
                           JLNZ
                                          cmdf_wait_for_cpu_mail_ac0m
IRAM: OCE5
                           RET
IRAM:OCE5 ; End of function cmdf_wait_for_cpu_mail_acOm
IRAM: OCE5
IRAM: OCE6
IRAM: OCE6 ; ========= S U B R O U T I N E ==================
IRAM: OCE6
IRAM: OCE6
IRAM: OCE6 wait_for_mail_from_cpu_ac1m:
IRAM: OCE6
                                                    ; debug_reset+81p ...
IRAM: OCE6
                                          $AC1.M, FromCPUMailHi
IRAM: OCE7
                           ANDCF
                                          $AC1.M, 0x8000
IRAM: OCE9
                                          wait_for_mail_from_cpu_ac1m
                           JI.NZ
IRAM: OCEB
                           RET
IRAM:OCEB ; End of function wait_for_mail_from_cpu_ac1m
ROM: 80B5 sub_80B5:
ROM: 80B5
ROM: 80B5 ; FUNCTION CHUNK AT ROM: 80C4 SIZE 00000015 BYTES
ROM: 80B5
ROM: 80B5
                          SET16
ROM: 80B6
                                         $ACCO
                          CLR
ROM: 80B7
                          MRR
                                         $ACO.M, $AX1.L
ROM: 80B8
                          ANDI
                                         $ACO.M, OxFFFF
ROM: 80BA
                                         transfer_ucode
                          JΖ
ROM: 80BC
                          LRIS
                                         $ACO.M, O
ROM: 80BD
                                         DMAControl, $ACO.M
                          SRS
ROM: 80BE
                                         DMAMMADDRH, $AXO.H
                          SRS
ROM: 80BF
                          SRS
                                         DMAMMADDRL, $AXO.L
ROM: 80C0
                                        DMADSPADDR, $AX1.H
                          SRS
ROM: 80C1
                          SRS
                                        DMALength, $AX1.L
ROM: 80C2
                          CALL
                                        wait_for_dma_finish
ROM: 80C2; End of function sub_80B5
ROM: 80C2
ROM: 80C4 ; START OF FUNCTION CHUNK FOR rom_start
ROM: 80C4 ; ADDITIONAL PARENT FUNCTION sub_80B5
ROM: 80C4
ROM: 80C4 transfer_ucode:
                                                   ; sub_80B5+5†j
ROM: 80C4
ROM: 80C4
                                         $ACO.M, $IX3
ROM: 80C5 transfer the ucode from main mem - DSP
ROM: 80C5
                          ANDI
                                         $ACO.M, OxFFFF
ROM: 80C7
                          JΖ
                                         jump_to_entry
ROM: 80C9
                                         $ACO.M, 2
                          LRIS
ROM: 80CA
                          SRS
                                         DMAControl, $ACO.M
ROM: 80CB
                          SR
                                         DMAMMADDRH, $IXO
ROM: 80CD
                          SR
                                         DMAMMADDRL, $IX1
ROM: 80CF
                                         DMADSPADDR, $IX2
ROM: 80D1
                          SR.
                                        DMALength, $IX3
ROM: 80D3
                                         wait_for_dma_finish
                         CALL
ROM: 80D5 jump to entrypoint
```

A.12 Command 0x10

```
IRAM: OBB1 command_10:
IRAM: OBB1
                            SET16
IRAM: 0BB2
IRAM: OBB2 loc_BB2:
IRAM: OBB2
                                                       : command_3+57tr
IRAM: OBB2
                            CLR
                                             $ACCO
IRAM: OBB3
IRAM: OBB3 loc_BB3:
IRAM: OBB3
                            CLR'L
                                             $ACC1: $ACO.M, Q$ARO
IRAM: OBB4 ; DMA buffer 0x7c0 to main memory address from command stream
IRAM: OBB4
                                             $ACO.L, @$ARO
                            LRRI
IRAM: OBB5
                            SRS
                                             DMAMMADDRH, $ACO.M
IRAM: OBB6
                            SRS
                                             DMAMMADDRL, $ACO.L
IRAM: OBB7
IRAM: OBB7 DMEM_BB7:
IRAM: OBB7
                                                       ; sub_C50+41r
IRAM: OBB7
                            SI
                                             DMADSPADDR, 0x7C0
IRAM: OBB9
                            SI
                                             DMAControl, 1
IRAM: OBBB
                            SI
                                             DMALength, 0x500
IRAM: OBBD
                            CALL
                                             wait_for_dma_finish_0
\overline{\text{IRAM}}: \overline{\text{OBBF}} ; DMA Ox20 bytes from main memory to buffer Ox7c0 from address in command stream
IRAM: OBBF
                                             $ACCO
                            CLR
IRAM: OBCO
                            CLR'L
                                             $ACC1 : $ACO.M, @$ARO
IRAM: OBC1
                            LRRI
                                             $ACO.L, @$ARO
IRAM: OBC2
                            SRS
                                             DMAMMADDRH, $ACO.M
IRAM: OBC3
                                             DMAMMADDRL, $ACO.L
                            SRS
IRAM: OBC4
                                             DMADSPADDR, 0x7C0
                            SI
IRAM: OBC6
                            SI
                                             DMAControl, 0
IRAM: OBC8
                            CLR
                                             $ACC1
IRAM: OBC9
                            LRIS
                                             $AC1.L, 0x20
IRAM: OBCA
                            SRS
                                             DMALength, $AC1.L
IRAM: OBCB; mmaddr += 0x20, save in IXO
IRAM: OBCB
                                             $ACCO, $ACC1
                            ADD
IRAM: OBCC
                            MR.R.
                                             $IXO, $ARO
IRAM: OBCD ; aro: buffer_7c0
IRAM: OBCD ; ar3, ar2: buffer_0
IRAM: OBCD
                            T.R.T
                                             $ARO, 0x7C0
IRAM: OBCF
                            LRI
                                             $AR3, 0
IRAM: OBD1
                                             $AR2, $AR3
IRAM: OBD2
                            LRIS
                                             $AXO.H, O
IRAM: OBD3
IRAM: OBD3 cmd10_wait_for_dma_finish:
IRAM: OBD3
                                             $AC1.M, DMAControl
IRAM: OBD4
                            ANDF
                                             $AC1.M, 4
IRAM: OBD6
                            JLNZ
                                             cmd10_wait_for_dma_finish
IRAM: OBD8 ; DMA another Ox20 bytes (same staggering as other commands)
IRAM: OBD8
                            SRS
                                             DMAMMADDRH, $ACO.M
```

```
IRAM: OBD9
                           SRS
                                          DMAMMADDRL, $ACO.L
IRAM: OBDA
IRAM: OBDA loc_BDA:
IRAM: OBDA
                                                    ; sub_C50:loc_C71↓r ...
IRAM: OBDA
                           SI
IRAM: OBDC
IRAM: OBDC loc_BDC:
IRAM: OBDC
                                                    ; sub_C50+291r ...
IRAM: OBDC
                           SI
                                           DMAControl, 0
IRAM: OBDE
                                          DMALength, 0x4E0
                           SI
IRAM: OBEO
                           SET40
IRAM: OBE1 ; load dwords from buffer_7c0
IRAM: OBE1 ; add them to words from buffer_0
IRAM: OBE1 ; store them to buffer_0
IRAM: OBE1
                           NX LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: OBE2
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: OBE3
                           MOVAX
                                          $ACCO, $AX1
IRAM: OBE4
                                          $ACCO, $AXO
                           ADDAX
IRAM: OBE5 ; REPEAT Ox4F TIMES
IRAM: OBE5
                                          0x4F, loc_BEE
                           BLOOPI
IRAM: OBE7
                           NX'LD
                                          $AXO.H : $AX1.H, @$ARO
IRAM: OBE8
                                          $AXO.L : $AX1.L, @$ARO
                          NX'LD
IRAM: OBE9
                           MOVAX'S
                                          $ACC1, $AX1 : @$AR2, $ACO.M
IRAM: OBEA
                          ADDAX
                                          $ACC1, $AXO : @$AR2, $ACO.L
IRAM: OBEB
                           NX LD
                                          $AXO.H : $AX1.H, @$ARO
IRAM: OBEC
                           NXLD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: OBED
                           MOVAXIS
                                           $ACCO, $AX1 : @$AR2, $AC1.M
IRAM: OBEE
IRAM: OBEE loc_BEE:
IRAM: OBEE
                           ADDAX S
                                           $ACCO, $AXO : @$AR2, $AC1.L
IRAM: OBEF ; BLOOPI END
                           NX LD
IRAM: OBEF
                                           $AXO.H : $AX1.H, @$ARO
IRAM: OBFO
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: OBF1
                           MOVAXIS
                                           $ACC1, $AX1 : @$AR2, $ACO.M
IRAM: OBF2
                                           $ACC1, $AXO : @$AR2, $ACO.L
                           ADDAX S
IRAM: OBF3
                                           @$AR2, $AC1.M
                           SRRI
IRAM: OBF4
                           SRRI
                                           @$AR2, $AC1.L
IRAM: OBF5; same thing as above starts here, except theres a negative
IRAM: OBF5
                         NX'LD
                                  $AXO.H : $AX1.H, @$ARO
IRAM: OBF6
                           NX LD
                                          $AXO.L : $AX1.L, @$ARO
IRAM: OBF7
                                          $ACCO, $AXO
                           MOVAX
IRAM: OBF8
                           NEG
                                           $ACCO
IRAM: OBF9
                                           $ACCO, $AX1
                           ADDAX
IRAM: OBFA ; REPEAT Ox4F TIMES
IRAM: OBFA
                                           0x4F, loc_C05
                           BLOOPI
IRAM: OBFC
                           NX LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: OBFD
                           NXILD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: OBFE
                                           $ACC1, $AXO : @$AR2, $ACO.M
                           MOVAX 'S
IRAM: OBFF
                           NEG
                                           $ACC1
IRAM: OCOO
                           ADDAX'S
                                           $ACC1, $AX1 : @$AR2, $ACO.L
IRAM: OCO1
                           NX'LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: OCO2
                           NX LD
                                           $AXO.L: $AX1.L, @$ARO
IRAM: OCO3
                           MOVAX'S
                                           $ACCO, $AXO : @$AR2, $AC1.M
IRAM: OCO4
                           NEG
                                           $ACCO
IRAM: OCO5
IRAM: OCO5 loc_CO5:
IRAM: OCO5
                           ADDAX'S
                                          $ACCO, $AX1 : @$AR2, $AC1.L
IRAM: OCO6 ; BLOOPI END
```

```
IRAM: OCO6
                           NX LD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: OCO7
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: 0C08
                                           $ACC1, $AXO : @$AR2, $ACO.M
                           MOVAX'S
IRAM: OCO9
                           NEG
                                           $ACC1
IRAM: OCOA
                                            $ACC1, $AX1 : @$AR2, $ACO.L
                           ADDAX'S
IRAM: OCOB
                           SRRI
                                           @$AR2, $AC1.M
IRAM: OCOC
                           SRRI
                                           @$AR2, $AC1.L
IRAM: OCOD
                           MRR
                                           $ARO, $IXO
IRAM: OCOE
                           JMP
                                           receive_command
```

A.13 Command 0x11

```
IRAM: 0175 command_11:
IRAM: 0175
                            CLR
                                            $ACCO
IRAM: 0176
                            CLR'L
                                            $ACC1: $ACO.M, @$ARO
IRAM: 0177
                            SET16 L
                                            $ACO.L : @$ARO
\overline{\text{IRAM}}:\overline{\text{O178}} ; DMA Ox20 bytes to Oxe44 from main memory address from command stream
IRAM: 0178
                            SRS
                                            DMAMMADDRH, $ACO.M
IRAM: 0179
                            SRS
                                            DMAMMADDRL, $ACO.L
IRAM: 017A
                                            DMADSPADDR, 0xE44
                            SI
IRAM: 017C
                            SI
                                            DMAControl, 0
IRAM: 017E
                            CLR
                                            $ACC1
IRAM: 017F
                                            $AC1.L, 0x20
                            LRIS
IRAM: 0180
                            SRS
                                            DMALength, $AC1.L
IRAM: 0181; ac0 = mmaddr + 0x20
IRAM: 0181
                                            $ACCO, $ACC1
                           ADD
IRAM: 0182; save command stream pointer
IRAM: 0182
                                            $IXO, $ARO
                           MRR
IRAM: 0183; ar0: dest280 = 0x280
IRAM: 0183 ; ar1 = 0
IRAM: 0183; ar2: dest140 = 0x140
IRAM: 0183; ar3: srce44 = 0xe44
IRAM: 0183
                            LRI
                                            $ARO, 0x280
IRAM: 0185
                                            $AR1, 0
                            LRI
IRAM: 0187
                                            $AR2, 0x140
                            LRI
IRAM: 0189
                            LRI
                                            $AR3, 0xE44
IRAM: 018B
                            LRIS
                                            $AXO.H, O
IRAM: 018C
IRAM: 018C ; cmd11_wait_for_dma_finish:
IRAM: 018C
                            LRS
                                            $AC1.M, DMAControl
IRAM: 018D
                            ANDF
                                            $AC1.M, 4
IRAM: 018F
                            JLNZ
                                            cmd11_wait_for_dma_finish
IRAM: 0191 ; DMA 0x260 bytes from mmaddr + 0x20 to DSP DMEM 0xe54 (contiguous)
IRAM: 0191
                            SRS
                                            DMAMMADDRH, $ACO.M
IRAM: 0192
                            SRS
                                            DMAMMADDRL, $ACO.L
IRAM: 0193
                            SI
                                            DMADSPADDR, 0xE54
IRAM: 0195
                                            DMAControl, 0
                            SI
IRAM: 0197
                            SI
                                            DMALength, 0x260
IRAM: 0199
                                            $AC1.M, OxAO
                            LRI
IRAM: 019B
                            SET40
IRAM: 019C; REPEAT 0xa0 = 160 TIMES
IRAM: 019C
                            BLOOP
                                            $AC1.M, loc_1A5
IRAM: 019E; ac0.ml = *(u32*)srce44++
IRAM: 019E
                                            $ACO.M, @$AR3
                            LRRI
IRAM: 019F; *dest280++ = 0
IRAM: 019F
                            SRRI
                                            C$ARO, $AXO.H
IRAM: 01AO
                            LRRI
                                            $ACO.L, @$AR3
```

```
IRAM: 01A1; *dest280++ = 0
IRAM: 01A1 SRRI
                                     @$ARO, $AXO.H
IRAM: 01A2; *dest140++ = ac0.ml
IRAM: 01A2
         SRRI
NEG<mark>u</mark>S
                                     @$AR2, $ACO.M
IRAM: 01A3
                                     $ACC0 : @$AR2, $ACO.L
IRAM: 01A4; *dest0++ = -ac0.ml
IRAM: 01A4
                                     @$AR1, $ACO.M
                     SRRI
IRAM: 01A5
IRAM: 01A5 loc_1A5:
IRAM: 01A5
                                     @$AR1, $ACO.L
                       SRRI
IRAM: 01A6 ; BLOOP END
IRAM: 01A6
IRAM: 01A6 ; restore command stream pointer
IRAM: 01A6 MRR $ARO, $IXO
IRAM: 01A7
                       JMP
                                receive_command
```