### AXRE

## A GameCube DSP UCode Documentation

Author: DenSinH

July 3, 2021

# Contents

CONTENTS

This was done using IDA, and the IDA plugin for the GameCube DSP, originally developed by delroth, but later updated by peach AKA wheremyfoodat AKA guccirodakino.

First of all some general functions we might use:

```
#pragma once
```

```
#define DMAControl ((volatile u16*)0xffc9)
#define DMALength ((volatile u16*)0xffcb)
#define DMADSPAddr ((volatile u16*)Oxffcd)
#define DMAMMAddrHi ((volatile u16*)Oxffce)
#define DMAMMAddrLo ((volatile u16*)Oxffcf)
#define ToCPUMailHi ((volatile u16*)0xfffc)
#define ToCPUMailLo ((volatile u16*)Oxfffd)
#define FromCPUMailHi ((volatile u16*)Oxfffe)
#define FromCPUMailLo ((volatile u16*)Oxffff)
#define DIRQ ((volatile u16*)Oxfffb)
void send_mail(u16 hi, u16 lo) {
    *ToCPUMailHi = hi;
    *ToCPUMailLo = lo;
}
void send_irq() {
    *DIRQ = 1;
}
void wait_for_mail_sent() {
    do { } while ((*ToCPUMailHi) & 0x8000);
u32 wait_for_mail_recv() {
    do { } while (!((*FromCPUMailHi) & 0x8000));
    return ((u32)(*FromCPUMailHi) << 16) | *FromCPUMailLo;</pre>
}
u32 read_mail_recv() {
    return ((u32)(*FromCPUMailHi) << 16) | *FromCPUMailLo;</pre>
}
void dma_to_dmem(u32 mmaddr, u16 src, u16 len) {
    // len in bytes not DSP words!
    (*DMAMMAddrHi) = mmaddr >> 16;
    (*DMAMMAddrLo) = mmaddr;
    (*DMADSPAddr) = src;
    (*DMAControl) = 0;
    (*DMALength) = len;
}
void dma_dmem_to_mmem(u16 dest, u32 mmaddr, u16 len) {
```

CONTENTS 2

```
// len in bytes not DSP words!
  (*DMAMMAddrHi) = mmaddr >> 16;
  (*DMAMMAddrLo) = mmaddr;
  (*DMADSPAddr) = dest;
  (*DMAControl) = 1;
  (*DMALength) = len;
}

void wait_for_dma_finish() {
  do { } while((*DMAControl) & 4);
}
```

### Chapter 1

### ROM

The DSP ROM is the public replacement taken from Dolphin. It is fairly simple, probably much simpler than that in the actual DSP.

### 1.1 Entry

According to dolphin, the reset vector is 0x8000. I believe this might be a hack though, since games tend to first DMA a short stub of code to the start or IRAM (at 0x0000), and then ask the DSP to reset.

The replacement DSP ROM starts with

```
ROM: 8000 ; ----- S U B R O U T I N E -----
ROM: 8000
ROM: 8000
ROM:8000 rom_start:
                                                  ; CODE XREF: j_rom_startfj
ROM: 8000
ROM: 8000 ; FUNCTION CHUNK AT ROM: 80C4 SIZE 00000015 BYTES
ROM: 8000
ROM: 8000
                         LRI
                                        $CR, OxFF
ROM: 8002
                                        $SR, 0x2000
                         L.R.T
ROM: 8004
                         SI
                                        ToCPUMailHi, 0x8071
ROM: 8006
                         SI
                                        ToCPUMailLo, OxFEED
ROM: 8008
ROM: 8008 receive_setup:
                                                 ; CODE XREF: rom_start+194j
ROM: 8008
                                                  ; rom_start+241j ...
ROM: 8008
                         CLR
                                        $ACC1
ROM: 8009
                         CLR
                                        $ACCO
ROM: 800A
                         CALL
                                       wait_for_mail
ROM: 800C
                                        $AC1.M, FromCPUMailLo
                         T.R.
ROM: 800E
                         LRI
                                        $ACO.M, OxAOO1
ROM: 8010
                         CMP
ROM: 8011 ; if (mail.lo != 0xa001) jump -> check_c002
ROM: 8011
                         JNZ
                                        check_c002
ROM: 8013
                         CALL
                                        wait_for_mail
ROM: 8015
                         LR
                                        $IXO, FromCPUMailHi
ROM: 8017
                                       $IX1, FromCPUMailLo
                         LR
ROM: 8019
                         JMP
                                       receive_setup
ROM: 801B
ROM: 801B
ROM: 801B check_c002:
                                                 ; CODE XREF: rom_start+11fj
ROM: 801B
                         LRI
                                        $ACO.M, 0xC002
ROM: 801D
                         CMP
ROM: 801E ; if (mail.lo != 0xc002) jump -> check_a002
```

1.1. ENTRY 4

```
ROM: 801E
                      JNZ
                                    check_a002
ROM: 8020
                       CALL
                                    wait_for_mail
ROM: 8022
                                    $IX2, FromCPUMailLo
                       LR
ROM: 8024
                       JMP
                                    receive_setup
ROM: 8026 ; --
ROM: 8026
ROM: 8026 check_a002:
                                             ; CODE XREF: rom_start+1Efj
ROM: 8026
                       LRI
                                    $ACO.M, 0xA002
ROM: 8028
                      CMP
ROM: 8029 ; if (mail.lo != 0xa002) jump -> check_b002
                             check_b002
ROM: 8029
                       JNZ
ROM: 802B
                       CALL
                                     wait_for_mail
ROM: 802D
                       LR
                                    $IX3, FromCPUMailLo
ROM: 802F
                       JMP
                                    receive_setup
ROM: 8031 ; -----
ROM: 8031
                                            ; CODE XREF: rom_start+291j
ROM:8031 check_b002:
ROM: 8031
                                    $ACO.M, 0xB002
                      T.R.T
ROM: 8033
                      CMP
ROM: 8034 ; if (mail.lo != 0xb002) jump -> check_d001
ROM: 8034
                      JNZ check_d001
ROM: 8036
                       CALL
                                    wait_for_mail
ROM: 8038
                      LR
                                    $AXO.L, FromCPUMailLo
ROM: 803A
                      JMP
                                    receive_setup
ROM: 803C ; -----
ROM: 803C
ROM: 803C check_d001:
                                             ; CODE XREF: rom_start+341j
ROM: 803C
                       LRI
                                    $ACO.M, 0xD001
ROM: 803E
                       CMP
ROM: 803F
                       JNZ
                                    receive_setup
ROM: 8041
                       CALL
                                     wait_for_mail
ROM: 8043
                       LR
                                     $ARO, FromCPUMailLo
ROM: 8045
                      JMP
                                     transfer_ucode
ROM: 8045; End of function rom_start
ROM: 8045
ROM: 8047
ROM: 8047 ; ======== S U B R O U T I N E ====================
ROM: 8047
ROM: 8047
ROM: 8047 wait_for_dma_finish:
                                             ; CODE XREF: wait_for_dma_finish+3\ddotj
ROM: 8047
                                              ; sub_808B+6↓p ...
                       LRS
ROM: 8047
                                    $ACO.M, DMAControl
ROM: 8048
                       ANDCF
                                    $ACO.M, 4
ROM: 804A
                       JI.7.
                                    wait_for_dma_finish
ROM: 804C
                       RET
ROM: 804C; End of function wait_for_dma_finish
ROM: 8078 ; ----- S U B R O U T I N E -----
ROM: 8078
ROM: 8078
ROM: 8078 wait_for_mail:
                                              ; CODE XREF: rom_start+Afp
ROM: 8078
                                             ; rom_start+131p ...
ROM: 8078
                                    $ACO.M, FromCPUMailHi
                       LRS.
ROM: 8079
                       ANDCF
                                    $ACO.M, 0x8000
ROM: 807B
                       JLNZ
                                     wait_for_mail
```

1.1. ENTRY 5

```
ROM: 807D
ROM: 807D; End of function wait_for_mail
ROM: 80C4 ; ----- S U B R O U T I N E -----
ROM: 80C4 transfer_ucode:
                                                 ; CODE XREF: rom_start+451j
ROM: 80C4
                                                 ; sub_80B5+51j
ROM: 80C4
                         MRR
                                        $ACO.M, $IX3
ROM: 80C5 transfer the ucode from main mem -> DSP
ROM: 80C5
                         ANDI
                                        $ACO.M, OxFFFF
ROM: 80C7
                         JΖ
                                        jump_to_entry
ROM: 80C9
                         LRIS
                                        $ACO.M, 2
ROM: 80CA
                         SRS
                                        DMAControl, $ACO.M
ROM: 80 CB
                         SR
                                        DMAMMADDRH, $IXO
ROM: 80CD
                         SR
                                        DMAMMADDRL, $IX1
ROM: 80CF
                         SR.
                                        DMADSPADDR, $IX2
ROM: 80D1
                                        DMALength, $IX3
                         SR
ROM: 80D3
                         CALL
                                        wait_for_dma_finish
ROM: 80D5 ; jump to entrypoint
ROM: 80D5 ; for MK5/AX: 0x0010
ROM: 80D5
ROM: 80D5 jump_to_entry:
                                                 ; CODE XREF: rom_start+C771j
ROM: 80D5
                         CLR
                                        $ACC1
ROM: 80D6
                                        $AC1.M, DMALength
                         T.R.
ROM: 80D8
                         JMPR
                                        $ARO
ROM: 80D8 ; END OF FUNCTION CHUNK FOR rom_start
```

The first thing it does is send the CPU 0x8071FEED in the mail. Then it waits for the mail to be sent. It loads some registers with the values it receives. These values hold info on how to load the actual ucode from main memory. Once it has all the info it needs, it does a DMA and jumps to the entry point.

Pseudocode for this is

```
struct setup_data {
   u32 dma_mm_addr; // IXO/IX1
    u16 dma_dsp_addr; // IX2
   u16 dma_length; // IX3
    u16 dma_control; // ACO.M
    u16 entry_point; // ARO
void rom_start() {
    // setup config and status reg
    while (true) {
        u16 mail_lo = wait_for_mail_recv();
        if (mail_lo == 0xa001) {
            setup_data.dma_mm_addr = wait_for_mail_recv();
        else if (mail_lo == 0xc002) {
            setup_data.dma_dsp_addr = wait_for_mail_recv(); // low word
        else if (mail_lo == 0xa002) {
            setup_data.dma_length = wait_for_mail_recv(); // low
        else if (mail_lo == 0xb002) {
            setup_data.dma_control = wait_for_mail_recv(); // low
        }
```

1.1. ENTRY 6

### Chapter 2

## **UCode**

The main interesting part of the DSP's workings is the actual UCode itself. The main entrypoint (for Mortal Kombat 5 at least), is at 0x10. The main thing it does is waiting for mail, and then processing a stream of commands (at 00 in DMEM).

The start of the UCode looks like this:

```
main_entry: ; Ox10
IRAM: 0010
                            SBSET
IRAM: 0011
                            SBSET
                                             3
IRAM: 0012
                            SBCLR
                                             4
IRAM: 0013
                                             5
                            SBSET
IRAM: 0014
                            SBSET
IRAM: 0015
                            SET16
IRAM: 0016
                            CLR15
IRAM: 0017
                            MO
IRAM: 0018
                            LRI
                                             $CR, OxFF
IRAM: 001A
                                             $ACCO
                            CLR
IRAM: 001B
                                             $ACC1
                            CLR
IRAM: 001C
                            LRI
                                             $ACO.M, OxE80
IRAM: 001E
                            SR
                                             byte_E1B, $ACO.M
IRAM: 0020
                            CLR
                                             $ACCO
IRAM: 0021
                            SR
                                             byte_E31, $ACO.M
IRAM: 0023 ; send initial mail (0x8000dcd1)
IRAM: 0023
                            SI
                                             ToCPUMailHi, 0xDCD1
IRAM: 0025
                            SI
                                             ToCPUMailLo, 0
IRAM: 0027
                                             DIRQ, 1
                            SI
IRAM: 0029
IRAM:0029 wait_for_mail:
                                                       ; CODE XREF: main_entry+1Clj
IRAM: 0029
                            LRS
                                             $ACO.M, ToCPUMailHi
IRAM: 002A
                            ANDF
                                             $ACO.M, 0x8000
IRAM: 002C
                            JLNZ
                                             wait_for_mail
IRAM: 002E
                            JMP
                                             mail_sent
IRAM: 0030 ; --
IRAM: 0030
IRAM: 0030 send_dcd10001_irq:
                                                       ; CODE XREF: j_send_dcd10001_irqij
IRAM: 0030
                            SBSET
IRAM: 0031
                            SBSET
                                             3
IRAM: 0032
                                             4
                            SBCLR
IRAM: 0033
                            SBSET
                                             5
IRAM: 0034
                            SBSET
IRAM: 0035
                            SET16
IRAM: 0036
                            CLR15
IRAM: 0037
                            MO
IRAM: 0038
                                             $CR, OxFF
                            LRI
```

```
IRAM: 003A
                                            ToCPUMailHi, 0xDCD1
                            SI
IRAM: 003C
                            ST
                                             ToCPUMailLo, 1
IRAM: 003E
                            SI
                                            DIRQ, 1
IRAM: 0040
IRAM: 0040 wait_for_mail_sent:
                                                       ; CODE XREF: main_entry+331j
IRAM: 0040
                            L.R.S.
                                             $ACO.M, ToCPUMailHi
IRAM: 0041
                                             $ACO.M, 0x8000
                            ANDF
IRAM: 0043
                            JLNZ
                                             wait_for_mail_sent
IRAM: 0045
IRAM: 0045 mail_sent:
                                                     ; CODE XREF: main_entry+1Efj
IRAM: 0045
                                                       ; IRAM:04824j ...
IRAM: 0045
                            SET16
IRAM: 0046
                            CLR
                                             $ACCO
IRAM: 0047
                                             $ACC1
                            CLR
IRAM: 0048
                            LRI
                                             $AC1.M, OxBABE
IRAM: 004A
IRAM: 004A wait_for_babe:
                                                       ; CODE XREF: main_entry+3D1j
IRAM: 004A
                                                       ; main_entry+401j
IRAM: 004A
                            LRS
                                             $ACO.M, FromCPUMailHi
IRAM: 004B
                                             $ACO.M, 0x8000
                            ANDCF
IRAM: 004D
                            JLNZ
                                             wait_for_babe
IRAM: 004F
                            CMP
IRAM: 0050
                            JNZ
                                            wait_for_babe
IRAM: 0052; AX1. H contains the low part of the babe mail
IRAM: 0052; this holds the DMA length
IRAM: 0052
                            LRS
                                             $AX1.H, FromCPUMailLo
IRAM: 0053
                            CLR
                                             $ACCO
IRAM: 0054; wait for DMA mm address to be sent over mail
IRAM: 0054; mail lo \rightarrow ac1 \rightarrow addr lo
IRAM: 0054; mail hi \rightarrow ac0 \rightarrow addr hi
IRAM: 0054
IRAM: 0054 wait_for_dma_mm_addr:
                                                       ; CODE XREF: main_entry+474j
IRAM: 0054
                                             $ACO.M, FromCPUMailHi
                            LRS
IRAM: 0055
                                             $ACO.M, 0x8000
                            ANDCF
IRAM: 0057
                                             wait_for_dma_mm_addr
                            JLNZ
IRAM: 0059
                                             $AC1.M, FromCPUMailLo
                            LRS
IRAM: 005A
                            ANDI
                                             $ACO.M, Ox7FFF
IRAM: 005C; start the DMA
IRAM: 005C ; length from babe mail
IRAM: 005C ; mm address from second mail
IRAM: 005C ; DMA control 0: to DSP DMEM
IRAM: 005C
                            SRS
                                             DMAMMADDRH, $ACO.M
IRAM: 005D
                                            DMAMMADDRL, $AC1.M
                            SRS
IRAM: 005E
                            SI
                                             DMADSPADDR, 0xC00
IRAM: 0060
                                             $ACCO
                            CLR
IRAM: 0061
                            SRS
                                             DMAControl, $ACO.M; set DMA control to O
IRAM: 0062
                            MRR
                                             $AC1.M, $AX1.H
IRAM: 0063
                            SRS
                                             DMALength, $AC1.M
IRAM: 0064
                                             wait_for_dma_finish_0
                            CALL
IRAM: 0066
                                             $ARO, OxCOO
                            LRI
IRAM: 0068
IRAM: 0068; at the start of the commands:
IRAM: 0068 ; ar0: word* cmd_stream_ptr
IRAM: 0068
IRAM:0068 receive_command:
                                                       ; CODE XREF: command_0:cmd0_done+j
IRAM: 0068
                                                       ; command_1+1F \downarrow j ...
IRAM: 0068
                            SET16
IRAM: 0069
                            CLR
                                             $ACCO
```

```
IRAM: 006A
                         CLR'L
                                        $ACC1: $ACO.M, @$ARO
IRAM: 006B
                         TST
                                        $ACCO
IRAM: 006C; check current stream word
IRAM: 006C; jump if less than (top bit set, invalid command)
IRAM: 006C
                         JL
                                      bad_mail
IRAM: 006E
                         LRIS
                                        $AXO.H, 0x12
IRAM: 006F
                                        $ACCO, $AXO.H
                         CMPAR
IRAM: 0070; jump if word > 0x12
IRAM: 0070
                         JG
                                        bad_mail
IRAM: 0072 ; ar3 : addr = word + Oxaff // command_jump_table
IRAM: 0072; ar3: ac0.m: call_addr = [addr++]
IRAM: 0072 ; jump call_addr
IRAM: 0072
                                        $AC1.M, OxAFF; command_jump_table
                         LR.I
IRAM: 0074
                         ADD
                                        $ACCO, $ACC1 ; first word += Oxaff
IRAM: 0075
                         MRR
                                        $AR3, $ACO.M
IRAM: 0076
                         ILRR
                                        $ACO.M, @$AR3
IRAM: 0077
                         MR.R.
                                        $AR3, $ACO.M
IRAM: 0078
                                        $AR3
                         JMPR
IRAM: 0079 ; -----
IRAM: 0079 ; Ox8080FBAD mail [UNUSED]
                   SI
IRAM: 0079
                                        ToCPUMailHi, OxFBAD
IRAM: 007B
                         SI
                                        ToCPUMailLo, 0x8080
IRAM: 007D
                         HALT
IRAM: 007E : --
IRAM: 007E
IRAM: 007E bad_mail:
                                                 ; CODE XREF: main_entry+5Cfj
IRAM: 007E
                                                 ; main_entry+601j
IRAM: 007E
                         SI
                                        ToCPUMailHi, OxBAAD
IRAM: 0080
                         SRS
                                        ToCPUMailLo, $ACO.M
IRAM: 0081
                         HALT
IRAM: 0081 ; End of function main_entry
   The command_jump_table is a table with commands 0x0 through 0x11, though
the bounds check also allows for a command 0x12 to exist.
   Pseudocode for this part could be
// at Oxaff
extern void (*)(u16* &command_stream) command_jump_table[0x12];
extern u16 data_E1B, data_E31;
void main_entry() {
    // setup status and config registers
    data_E1B = 0xe80;
    data_E31 = 0;
    send_mail(0xdcd1, 0x0000);
    send_irq();
    wait_for_mail_sent();
    do { } while ((*FromCPUMailHi) != Oxbabe);
    u16 dma_len = (*FromCPUMailLo);
    u32 dma_mmaddr = wait_for_mail_recv() & 0x7fff'ffff;
    dma_to_dmem(0xc00, dma_mmaddr, dma_len);
```

wait\_for\_dma\_finish();

```
// ARO holds the command stream pointer at the start of every command
    u16* command_stream = 0xc00;
    // receive_command
    while (true) {
        u16 command = *command_stream++;
        if ((i16)command < 0) {
            send_mail(0xBAAD, command);
            exit(); // halt
        }
        if (command > 0x12) {
            send_mail(0xBAAD, command);
            exit(); // halt
        }
        command_jump_table[command]();
    }
}
```

#### 2.1 Commands

The commands all return with a JMP receive\_command, save for command Oxf, which does some sort of reset.

#### 2.1.1 Command 0x0

The assembly looks like

```
command 0:
                                          ; DATA XREF: IRAM:command_jump_tableto
IRAM: 0082
                           CLR
                                           $ACCO
IRAM: 0083 ; load next two words from stream into ac0 and ac1
IRAM: 0083
                           CLR'L
                                           $ACC1 : $ACO.M, @$ARO
IRAM: 0084
                                           $AC1.M : @$ARO
                           SET16 L
IRAM: 0085 ; store DMA address
IRAM: 0085
                                           DMAMMADDRH, $ACO.M
IRAM: 0086
                           SRS
                                           DMAMMADDRL, $AC1.M
IRAM: O087; DSPADDR = 0xe44
IRAM: 0087
                                           $ACO.M, OxE44
IRAM: 0089
                                           DMADSPADDR, $ACO.M
                           SRS
IRAM: OO8A; DMAControl = 0
IRAM: 008A ; to DSP DMEM
IRAM: 008A
                           LRIS
                                           $ACO.M, O
                                           DMAControl, $ACO.M
IRAM: 008B
                           SRS
IRAM: 008C; length = 0x40 8bit bytes
IRAM: 008C
                           LRI
                                           $ACO.M, 0x40
IRAM: 008E
                           SRS
                                           DMALength, $ACO.M
IRAM: 008F ; setup registers and wait for DMA
IRAM: 008F
                                           $AR1, OxE44
                           LRI
IRAM: 0091
                                           $AR2, 0
                           LRI
IRAM: 0093
                                           $AX1.H, 0x9F
                           LRI
IRAM: 0095
                                           $AXO.H, 0x140
                           LRI
IRAM: 0097
                           CLR
                                           $ACCO
IRAM: 0098
                                           $ACC1
                           CLR
IRAM: 0099
                           SET40
IRAM: 009A
                           CALL
                                           wait_for_dma_finish_0
IRAM: 009C; Load 2 words from Ox4O byte stream (BASE)
```

```
LRRI
LRRI
IRAM: 009C
                                  $ACO.M, @$AR1
IRAM: 009D
                                   $ACO.L, @$AR1
             TST $ACCO
IRAM: 009E
IRAM: 009F; load third word from stream (INCR)
IRAM: 000AO ; if BASE is not 0: jump

JNZ
           LRRI $AC1.M, @$AR1
                                    cmd0_BASE_not_0 ; AC1.M ASR16 -> AC1.L
IRAM: OOA2; zero out 0x140 words at the start of ARAM (AR2 set to 0)
IRAM: 00A2; for (i = 0; i < 0x140; i++) *dest++ = 0;
IRAM: 00A2
                      LOOP
                                   $AXO.H
IRAM: 00A3
                       SRRI
                                    @$AR2, $ACO.M
IRAM: 00A4
                       JMP
                                    cmd0_dmem_140_words_filled
IRAM: 00A6 ; -----
IRAM: 00A6
IRAM: 00A6 cmd0_BASE_not_0:
                                       ; CODE XREF: command_0+1Efj
IRAM: 00A6 ASR16
                                    $ACC1 ; AC1.M ASR16 -> AC1.L
IRAM: 00A7 ; BASE to buffer at 0x0000
IRAM: 00A7
                                     @$AR2, $ACO.M
                     SRRT
IRAM: 00A8
                                    @$AR2, $ACO.L
                      SRRI
IRAM: 00A9 ; loop Ox9f times
IRAM: 00A9
            BL00P
                                 $AX1.H, loc_AD
IRAM: OOAB ; BASE += INCR
IRAM: OOAB
                      ADD
IRAM: OOAB
                                   $ACCO. $ACC1
IRAM: OOAC ; store BASE (with INCR added every loop)
IRAM: 00AC ; 32 bit value
IRAM: OOAC
                                     @$AR2, $ACO.M
                       SRRI
IRAM: OOAD
IRAM: OOAD loc_AD:
                                             ; CODE XREF: command_0+271j
IRAM: OOAD
                       SRRI
                                     @$AR2, $ACO.L
IRAM: 00 AE; dest is now 0x140
IRAM: OOAE ; load 2 more words from the DMA'ed stream (new BASE)
IRAM: OOAE
IRAM: OOAE cmd0_dmem_140_words_filled:
                                            ; CODE XREF: command_0+221j
                                    $ACO.M, @$AR1
IRAM: OOAE
            LRRI
IRAM: OOAF
                                    $ACO.L, @$AR1
                      LRRI
                      TST
IRAM: 00BO
                                    $ACCO
IRAM: 00B1; and another INCR word
                                   $AC1.M, @$AR1
IRAM: 00B2 ; if BASE != 0: jump
IRAM: 00B2 JNZ
                                   loc_B8 ; INCR ac1.m asr16 -> ac2.l
IRAM: 00B4; zero out another 0x140 words if BASE is 0
IRAM: 00B4
         LOOP $AXO.H
IRAM: 00B5
                       SRRI
                                    @$AR2, $ACO.M
IRAM: 00B6
                       JMP
                                   cmd0_another_140_words_filled
IRAM: 00B8 ; -----
IRAM: 00B8
IRAM: 00B8 loc_B8:
                                             ; CODE XREF: command_0+301j
                                    $ACC1 ; INCR ac1.m asr16 -> ac2.l
IRAM:00B8
                       ASR16
IRAM: 00B9 ; store BASE to dest
IRAM: 00B9
         SRRI
                                    @$AR2, $ACO.M
                     SRRI
IRAM: OOBA
                                     @$AR2, $ACO.L
IRAM: OOBB; for (int i = 0; i < Ox9f; i++, BASE += INCR) {
IRAM: 00BB ; *dest++ = BASE >> 16;
IRAM: 00BB ;
            *dest++ = (word)BASE
IRAM: 00BB ; }
                                  $AX1.H, loc_BF
IRAM: 00BB
                       BLOOP
IRAM: 00BD
                       ADD
                                    $ACCO, $ACC1
```

```
IRAM: OOBE
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 00BF
IRAM:00BF loc_BF:
                                               ; CODE XREF: command_0+391j
IRAM: 00BF
                                      @$AR2, $ACO.L
IRAM: 00C0 ; dest is now 0x280
IRAM: 00C0 ; same thing again
IRAM: OOCO
IRAM: 00C0 cmd0_another_140_words_filled: ; CODE XREF: command_0+34†j
                             $ACO.M, @$AR1
             LRRI
IRAM: 00C1
                                      $ACO.L, @$AR1
                        LRRI
IRAM: 00C2
                                      $ACCO
                        TST
IRAM: 00C3
                        LRRI
                                      $AC1.M, @$AR1
IRAM: 00C4
                        JNZ
                                      loc_CA
IRAM: 00C6
                        LOOP
                                      $AXO.H
IRAM: 00C7
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 00C8
                        JMP
                                      cmd0_another_140_words_filled_1
IRAM: 00CA ; ----
IRAM: OOCA
IRAM: OOCA loc_CA:
                                              ; CODE XREF: command_0+421j
IRAM: OOCA
                        ASR16
                                      $ACC1
IRAM: OOCB
                        SRRI
                                      @$AR2, $ACO.M
IRAM: OOCC
                                      @$AR2, $ACO.L
                       SRRI
IRAM: OOCD
                      BL00P
                                     $AX1.H, loc_D1
IRAM: OOCF
                                     $ACCO, $ACC1
                       ADD
IRAM: 00D0
                                      @$AR2, $ACO.M
                        SRRI
IRAM: 00D1
IRAM: 00D1 loc_D1:
                                              ; CODE XREF: command_0+4Bfj
                       SRRI
IRAM: 00D1
                                      @$AR2, $ACO.L
IRAM: 000D2; At this point, 3 * 0x140 = 0x3c0 words are filled at the start of DMEM
IRAM: 00D2; ar2: dest = 0x400 // skip 0x40 bytes
IRAM: 00D2
IRAM: 0002 cmd0_another_140_words_filled_1: ; CODE XREF: command_0+46†j
IRAM: 00D2
          LRI $AR2, 0x400
IRAM: 00D4; again, load BASE and INCR
                       LRRI
                                      $ACO.M, @$AR1
IRAM: 00D4
                                 $ACO.L, @$AR1
$ACCO: $AC1.M, @$AR1
IRAM: 00D5
                        LRRI
IRAM: 00D6
                        TST L
IRAM: 00D7
                        JNZ
                                     loc_DD
IRAM: 00D9
                        LOOP
                                     $AXO.H
IRAM: OODA
                        SRRI
                                      @$AR2, $ACO.M
IRAM: OODB
                        JMP
                                      cmd0_140_filled_at_400
IRAM: 00DD ; -----
IRAM: OODD
IRAM: OODD loc_DD:
                                               ; CODE XREF: command_0+55†j
IRAM: OODD
                        ASR16
                                      $ACC1
IRAM: OODE
                                      @$AR2, $ACO.M
                        SRRI
IRAM: OODF
                                      @$AR2, $ACO.L
                        SRRI
                                    $AX1.H, loc_E4
IRAM: OOEO
                        BLOOP
IRAM: 00E2
                                      $ACCO, $ACC1
                        ADD
IRAM: 00E3
                        SRRI
                                      @$AR2, $ACO.M
IRAM: 00E4
IRAM: 00E4 loc_E4:
                                               ; CODE XREF: command_0+5E†j
                   SRRI
IRAM: 00E4
                                      @$AR2, $ACO.L
IRAM: 00E5; again load BASE and INCR and fill 140 words
IRAM: 00E5 cmd0_140_filled_at_400:
                                              ; CODE XREF: command_0+591j
                                     $ACO.M, @$AR1
IRAM: 00E5
         I.R.R.T
                                      $ACO.L, @$AR1
IRAM: 00E6
                        LRRI
```

```
$ACCO : $AC1.M, @$AR1
IRAM: 00E7
                         TST'L
IRAM: 00E8
                         JNZ
                                       loc_EE
IRAM: OOEA
                         LOOP
                                        $AXO.H
IRAM: OOEB
                                        @$AR2, $ACO.M
                         SRRI
IRAM: OOEC
                         JMP
                                        cmd0_140_filled_at_540
IRAM: 00EE ; -----
IRAM: OOEE
IRAM: OOEE loc_EE:
                                                  ; CODE XREF: command_0+661j
IRAM: OOEE
                         ASR16
                                        $ACC1
IRAM: OOEF
                                        @$AR2, $ACO.M
                         SRRI
IRAM: OOFO
                                        @$AR2, $ACO.L
                         SRRI
                                        $AX1.H, loc_F5
IRAM: 00F1
                         BLOOP
IRAM: 00F3
                         ADD
                                        $ACCO, $ACC1
IRAM: 00F4
                         SRRI
                                        @$AR2, $ACO.M
IRAM: 00F5
IRAM: 00F5 loc_F5:
                                                  ; CODE XREF: command_0+6F1j
IRAM: 00F5
                                        @$AR2, $ACO.L
IRAM: 00F6; same thing again
IRAM: 00F6
                                                 ; CODE XREF: command_0+6A1j
IRAM: 00F6 cmd0_140_filled_at_540:
                LRRI
                                      $ACO.M, @$AR1
IRAM: 00F6
IRAM: 00F7
                         LRRI
                                      $ACO.L, @$AR1
IRAM: 00F8
                        TST'L
                                      $ACCO: $AC1.M, @$AR1
IRAM: 00F9
                         JNZ
                                       loc_FF
IRAM: OOFB
                         LOOP
                                        $AXO.H
IRAM: OOFC
                         SRRI
                                        @$AR2, $ACO.M
IRAM: OOFD
                         JMP
                                        cmd0_140_filled_at_680
IRAM: 00FF ; ---
IRAM: OOFF
IRAM: OOFF loc_FF:
                                                  ; CODE XREF: command_0+777j
IRAM: OOFF
                         ASR16
                                        $ACC1
IRAM: 0100
                         SRRI
                                        @$AR2, $ACO.M
IRAM: 0101
                                        @$AR2, $ACO.L
                         SRRI
                                      $ΑΧ1.H, loc_106
IRAM: 0102
                         BLOOP
IRAM: 0104
                         ADD
                                        $ACCO, $ACC1
IRAM: 0105
                         SRRI
                                        @$AR2, $ACO.M
IRAM: 0106
IRAM: 0106 loc_106:
                                                  ; CODE XREF: command_0+801j
                        SRRI @$AR2, $ACO.L
IRAM: 0106
IRAM: 0107; at this point, dest is already 0x7c0, not sure why the DSP loads it directly
IRAM: 0107; going to do the same thing yet again
IRAM: 0107
IRAM: 0107 cmd0_140_filled_at_680:
                                                 ; CODE XREF: command_0+7Bfj
IRAM: 0107
             I.R.T
                                        $AR2, 0x7C0
IRAM: 0109
                         LRRI
                                        $ACO.M, @$AR1
IRAM: 010A
                                        $ACO.L, @$AR1
                         LRRI
IRAM: 010B
                         TST L
                                      $ACCO: $AC1.M, @$AR1
IRAM: 010C
                         JNZ
                                        loc_112
IRAM: 010E
                                        $AXO.H
                         LOOP
IRAM: 010F
                         SRRI
                                        @$AR2, $ACO.M
IRAM: 0110
                         JMP
                                        cmd0_140_filled_at_7c0
IRAM: 0112 ; -----
IRAM: 0112
IRAM: 0112 loc_112:
                                                  ; CODE XREF: command_0+8A1j
IRAM: 0112
                         ASR16
                                        $ACC1
IRAM: 0113
                                        @$AR2, $ACO.M
                         SRRI
                                        @$AR2, $ACO.L
IRAM: 0114
                         SRRI
                                        $AX1.H, loc_119
IRAM: 0115
                         BLOOP
```

```
IRAM: 0117
                                          $ACCO, $ACC1
                           ADD
IRAM: 0118
                           SRRI
                                          @$AR2, $ACO.M
IRAM: 0119
IRAM: 0119 loc_119:
                                                    ; CODE XREF: command_0+931j
IRAM: 0119
                          SRRI
                                          @$AR2, $ACO.L
IRAM: 011A; going to do the same thing again
IRAM: 011A; dest is now 0x900
IRAM: 011A
                                                    ; CODE XREF: command_0+8Efj
IRAM: 011A cmd0_140_filled_at_7c0:
                                          $ACO.M, @$AR1
IRAM: 011A
                          LRRI
                                          $ACO.L, @$AR1
IRAM: 011B
                           LRRI
IRAM: 011C
                           TST'L
                                          $ACCO: $AC1.M, Q$AR1
IRAM: 011D
                           JNZ
                                          loc_123
                          LOOP
IRAM: 011F
                                          $AXO.H
IRAM: 0120
                           SRRI
                                          @$AR2, $ACO.M
IRAM: 0121
                           JMP
                                          cmd0_140_filled_at_900
IRAM: 0123 ; ---
IRAM: 0123
IRAM: 0123 loc_123:
                                                    ; CODE XREF: command_0+9B1j
IRAM: 0123
                                          $ACC1
                           ASR16
IRAM: 0124
                          SRRI
                                          @$AR2, $ACO.M
IRAM: 0125
                          SRRI
                                          @$AR2, $ACO.L
IRAM: 0126
                          BLOOP
                                          $AX1.H, loc_12A
IRAM: 0128
                                          $ACCO, $ACC1
                          ADD
IRAM: 0129
                                          @$AR2, $ACO.M
                          SRRI
IRAM: 012A
IRAM: 012A loc_12A:
                                                   ; CODE XREF: command_0+A4tj
IRAM: 012A
                          SRRI
                                          @$AR2, $ACO.L
IRAM: 012B ; dest is now 0xa40
IRAM: 012B; same thing again
IRAM: 012B
IRAM: 012B cmd0_140_filled_at_900:
                                                   ; CODE XREF: command_0+9Ffj
IRAM: 012B
                                          $ACO.M, @$AR1
                 LRRI
IRAM: 012C
                                          $ACO.L, @$AR1
                          LRRI
IRAM: 012D
                          TST L
                                          $ACCO: $AC1.M, @$AR1
IRAM: 012E
                          JNZ
                                          loc_134
IRAM: 0130
                          LOOP
                                          $AXO.H
IRAM: 0131
                          SRRI
                                          @$AR2, $ACO.M
IRAM: 0132
                           JMP
                                          cmd0_done
IRAM: 0134 ; ---
IRAM: 0134
IRAM: 0134 loc_134:
                                                   ; CODE XREF: command_O+ACtj
IRAM: 0134
                                          $ACC1
                           ASR16
IRAM: 0135
                           SRRI
                                          @$AR2, $ACO.M
IRAM: 0136
                                          @$AR2, $ACO.L
                           SRRI
IRAM: 0137
                                          $AX1.H, loc_13B
                           BLOOP
IRAM: 0139
                                          $ACCO, $ACC1
                           ADD
IRAM: 013A
                                          @$AR2, $ACO.M
                           SRRI
IRAM: 013B
IRAM: 013B loc_13B:
                                                    ; CODE XREF: command_0+B5†j
IRAM: 013B
                           SRRI
                                          @$AR2, $ACO.L
IRAM: 013C; dest should end up at 0xb80
IRAM: 013C
IRAM: 013C cmd0_done:
                                                    ; CODE XREF: command_0+B01j
IRAM: 013C
                                         receive_command
IRAM: 013C ; End of function command_0
```

The point of this is to fill 3 regions of memory with either 0's, or incrementing

values. Which of the 2 depends on the values from a 0x40 byte stream DMAd from main memory.

Note that we are reading a base and an incr 9 times from the stream, which would amount to 9 \* 0x6 = 0x36 bytes, so the DMA transfers 4 bytes too many.

I suspect that the incrementing values are a main memory address and strides. The address regions 0x0000 - 0x03c0, 0x0400 - 0x07c0 and 0x07c0 - 0x0b80 will be used in most other commands.

Pseudocode for this could be

```
void command_0(u16* &command_stream) {
    u16 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_to_dmem(0xe44, mmaddr, 0x40);
    u16* stream = 0xe44; // AR1
    u16* buffer = 0; // AR2
    // constants Ox9f and Ox140 in AXO/1.H
    wait_for_dma_finish();
    u32 base;
    i16 incr;
    foreach (u16* buffer in {0x0000, 0x0400, 0x07c0}) {
        // unrolled in the assembly
        for (int i = 0; i < 3; i++) {
            // unrolled in the assembly
            base = ((*stream++) << 16) | *stream++;
            incr = *stream++;
            if (base) {
                int j = 0;
                do {
                    *buffer = *base;
                    base += incr;
                    j++;
                } while (j < 0x140);
            }
            else {
                memset(buffer, 0, 0x140); // in words, not bytes
            }
        }
    }
}
```

#### 2.1.2 Command 0x1

Transforms the buffers setup by command 0x0 with data gotten from main memory. The assembly is

```
command_1:
                                         ; DATA XREF: IRAM:command_jump_tableto
IRAM: 013E
                                          $IX1, OxFFFF
                          I.R.T
IRAM: 0140 ; read main memory address from command stream into AXO (hi then lo)
IRAM: 0140
                          CLR'L
                                          $ACCO: $AXO.H, @$ARO
IRAM: 0141
                          CLR'L
                                          $ACC1 : $AXO.L, @$ARO
IRAM: 0142; load scale into AX1.L
                          SET16'L
IRAM: 0142
                                          $AX1.L : @$ARO
IRAM: 0143 ; save main memory address
```

```
IRAM: 0143
                                           cmd1_mmaddrh_temp_E17, $AXO.H
                           SR.
IRAM: 0145
                           SR
                                           cmd1_mmaddrl_temp_E18, $AXO.L
IRAM: 0147 ; this is going to process data in the buffers setup by command O
IRAM: 0147
                           LRI
                                           $AR1, 0
IRAM: 0149
                           CALL
                                           transform_buffer
IRAM: 014B ; restore mmaddr
IRAM: 014B
                                           $AXO.H, cmd1_mmaddrh_temp_E17
                           LR
IRAM: 014D
                                           $AXO.L, cmd1_mmaddrl_temp_E18
IRAM: 014F
                           CLR L
                                           $ACC1 : $AX1.L, @$ARO
IRAM: 0150
                                           $AR1, 0x400
                           LRI
IRAM: 0152
                           CALL
                                           transform_buffer
IRAM: 0154 ; restore mmaddr
IRAM: 0154
                                           $AXO.H, cmd1_mmaddrh_temp_E17
                           LR
IRAM: 0156
                                           $AXO.L, cmd1_mmaddrl_temp_E18
                           LR.
IRAM: 0158
                           CLR 'L
                                           $ACC1: $AX1.L, @$ARO
IRAM: 0159
                           LRI
                                           $AR1, 0x7C0
IRAM: 015B
                           CALL
                                           transform_buffer
IRAM: 015D
                           JMP
                                           receive_command
IRAM: 015D ; End of function command_1
transform_buffer:
                                           ; CODE XREF: command_1+B†p
IRAM: 04F1
                                                    ; command_1+14†p ...
IRAM: 04F1
                           SET16
IRAM: 04F2 ; input ar1: pointer to data transferred by command_0
IRAM: 04F2
IRAM: 04F2 ; DMA OxcO bytes from input mmaddr to E44
IRAM: 04F2
                                           $AX1.H, OxE44
                           LRI
IRAM: 04F4
                           LRI
                                           $AC1.L, 0xC0
IRAM: 04F6
                           CALL
                                           start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 04F8; ac1: mmaddr + 0xc0
IRAM: 04F8
                           ADDAX
                                           $ACC1, $AXO
IRAM: 04F9; save (new) source address
                                           tf_buffer_mmaddr_temph_E1D, $AC1.M
IRAM: 04F9
                           SR.
IRAM: 04FB
                           SR
                                           tf_buffer_mmaddr_templ_E1E, $AC1.L
IRAM: 04FD
                                           $ACC1
                           CI.R
IRAM: 04FE
                           CALL
                                           wait_for_dma_finish_0
IRAM: 0500 ; REPEAT 4 TIMES
IRAM: 0500
                                           4, loc_52C
                           BLOOPI
IRAM: 0502 ; restore mmaddr
IRAM: 0502
                                           $AXO.H, tf_buffer_mmaddr_temph_E1D
IRAM: 0504
                           LR
                                           $AXO.L, tf_buffer_mmaddr_templ_E1E
IRAM: 0506 ; DMA Oxc0 more bytes
IRAM: 0506
                                           $AX1.H, OxEA4
                           LRI
IRAM: 0508
                           LRI
                                           $AC1.L, OxCO
IRAM: 050A
                           CALL
                                           start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 050C; mmaddr += 0xc0
IRAM: 050C
                                           $ACC1, $AXO
                           ADDAX
IRAM: 050D; save mmaddr
IRAM: 050D
                           SR
                                           tf_buffer_mmaddr_temph_E1D, $AC1.M
IRAM: 050F
                           SR
                                           tf_buffer_mmaddr_templ_E1E, $AC1.L
IRAM: 0511
                           LRI
                                           $AR3, 0xE44
IRAM: 0513
                                           transform_buffer_section
IRAM: 0515
                           CLR
                                           $ACC1
IRAM: 0516 ; restore mmaddr
IRAM: 0516
                                           $AXO.H, tf_buffer_mmaddr_temph_E1D
                           LR
IRAM: 0518
                                           $AXO.L, tf_buffer_mmaddr_templ_E1E
                           T.R.
```

```
IRAM: 051A; dma another Oxco bytes
IRAM: 051A
                                          $AX1.H, 0xE44
                          T.R.T
IRAM: 051C
                                          $AC1.L, OxCO
                          LRI
IRAM: 051E
                           CALL
                                          start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 0520; mmaddr += 0xc0
IRAM: 0520
                           ADDAX
                                          $ACC1, $AXO
IRAM: 0521 ; save mmaddr
IRAM: 0521
                           SR
                                          tf_buffer_mmaddr_temph_E1D, $AC1.M
IRAM: 0523
                           SR
                                          tf_buffer_mmaddr_templ_E1E, $AC1.L
IRAM: 0525
                           LRI
                                          $AR3, OxEA4
IRAM: 0527
                           CALL
                                          transform_buffer_section
IRAM: 0529
                           NOP
IRAM: 052A
                           NOP
IRAM: 052B
                          SET16
IRAM: 052C
IRAM: 052C loc_52C:
                                                    ; CODE XREF: transform_buffer+F1j
IRAM: 052C
                           CLR
                                          $ACC1
IRAM: 052D ; BLOOPI_END
IRAM: 052D
IRAM: 052D ; restore mmaddr
IRAM: 052D
                                          $AXO.H, tf_buffer_mmaddr_temph_E1D
                          LR
IRAM: 052F
                          LR
                                          $AXO.L, tf_buffer_mmaddr_templ_E1E
IRAM: 0531 ; DMA another Oxco words
                                          $AX1.H, OxEA4
IRAM: 0531
                          LRI
                                          $AC1.L, OxCO
IRAM: 0533
                          T.R.T
IRAM: 0535
                          CALL
                                          start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 0537; mmaddr += 0xc0
IRAM: 0537
                           ADDAX
                                          $ACC1, $AXO
IRAM: 0538
                                          $AR3, 0xE44
                           LR.I
IRAM: 053A
                           CALL
                                          transform_buffer_section
IRAM: 053C
                          LRI
                                          $AR3, OxEA4
IRAM: 053E
                                          transform_buffer_section
                          CALL
IRAM: 0540
                          RET
IRAM: 0540 ; End of function transform_buffer
IRAM: 0540
IRAM: 0541
IRAM: 0541 ; ======== S U B R O U T I N E ===================
IRAM: 0541
IRAM: 0541
IRAM: 0541 start_DMA_to_DSP_mmaddr_AX0_dspaddr_AX1H_len_AC1L:
IRAM: 0541
                                                    ; CODE XREF: transform_buffer+51p
IRAM: 0541
                                                    ; transform_buffer+191p ...
IRAM: 0541
                          SET16
                                          DMAMMADDRH, $AXO.H
IRAM: 0542
                          SR.
IRAM: 0544
                           SR
                                          DMAMMADDRL, $AXO.L
IRAM: 0546
                           SR
                                          DMADSPADDR, $AX1.H
IRAM: 0548
                           SI
                                          DMAControl, 0
IRAM: 054A
                          SRS
                                          DMALength, $AC1.L
IRAM: 054B
                          RET
IRAM: 054B ; End of function start_DMA_to_DSP_mmaddr_AXO_dspaddr_AX1H_len_AC1L
IRAM: 054B
IRAM: 054C
IRAM: 054C ; ======== S U B R O U T I N E ===================
IRAM: 054C
IRAM: 054C
IRAM: 054C transform_buffer_section:
                                                    ; CODE XREF: transform_buffer+221p
IRAM: 054C
                                                    ; transform_buffer+361p ...
IRAM: 054C
                          SET40
```

```
IRAM: 054D
                         SET15
IRAM: 054E
                         M2
IRAM: 054F; input AR3 is pointer to start of DMA'ed data in command 1
IRAM: 054F; input AR1 is pointer to start of DMA'ed data in command O
IRAM: 054F ; load 2 words (base)
IRAM: 054F; AX1.L = scale (from cmd1)
IRAM: 054F; IX1 = Oxffff (-1)
IRAM: 054F
                                        $AXO.H, @$AR3
                         LR.R.I
IRAM: 0550
                                        $AXO.L, @$AR3
                         LRRI
IRAM: 0551; ac0 = (i16(base)) * scale;
IRAM: 0551 ; prod = (i16(base >> 16)) * scale;
IRAM: 0551
                         MULX
                                        $AXO.L, $AX1.L
IRAM: 0552
                         MULXMV
                                        $AXO.H, $AX1.L, $ACCO
IRAM: 0553; REPEAT 0x30 = 48 times
IRAM: 0553
                         BLOOPI
                                      0x30, loc_55A
IRAM: 0555; load word from AR1 stream to AC1.ml, don't change AR1
IRAM: 0555; ac0 = (ac0 >> 16) + prod
IRAM: 0555 ; fixed point?
IRAM: 0555
                         ASR16 L
                                        $ACCO: $AC1.M, @$AR1
IRAM: 0556
                         ADDP LN
                                        $ACCO: $AC1.L, @$AR1
IRAM: 0557 ; load new word from AR3 data stream
IRAM: 0557
                         LRRI
                                        $AXO.H, @$AR3
IRAM: 0558 ; ac1 += ac0
IRAM: 0558; load new AXO.L from AR3 stream
IRAM: 0558
                                        $ACC1, $ACC0 : $AXO.L, @$AR3
                         ADD'L
IRAM: 0559; same product as above the loop
IRAM: 0559; *(u32*)ar1++ = ac1.ml
IRAM: 0559; this overwrites the previous value
IRAM: 0559
                                        $AXO.L, $AX1.L : @$AR1, $AC1.M
                         MULX 'S
IRAM: 055A
IRAM: 055A loc_55A:
                                                 ; CODE XREF: transform_buffer_section+71j
IRAM: 055A
                         MULXMV
                                        $AXO.H, $AX1.L, $ACCO : @$AR1, $AC1.L
IRAM: 055B ; BLOOPI_END
IRAM: 055B
                         RET
IRAM: 055B; End of function transform_buffer_section
   Pseudocode for this could be
void command_1(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++; // AXO
    i16 scale = *command_stream++; // AX1.L
    transform_buffer(mmaddr, scale, 0x0);
    scale = *command_stream++;
    transform_buffer(mmaddr, scale, 0x400);
    scale = *command_stream++;
    transform_buffer(mmaddr, scale, 0x7c0);
}
void transform_buffer(u32 mmaddr, i16 scale, u16* buffer) {
    dma_to_dmem(0xe44, mmaddr, 0xc0); // bytes, not words
    mmaddr += 0xc0;
    // note: we call transform_buffer_section a total of 4 * 2 + 2 times
    // this function transforms 0x30 u32's
    // that's a total of (4 * 2 + 2) * 0x30 * 2 = 0x3c0 DSP words transformed!
```

```
wait_for_dma_finish();
    for (int i = 0; i < 4; i++) {
        dma_to_dmem(0xea4, mmaddr, 0xc0); // bytes, not words
        mmaddr += 0xc0;
        transform_buffer_section(0xe44, scale, buffer);
        dma_to_dmem(0xe44, mmaddr, 0xc0); // bytes, not words
        mmaddr += 0xc0;
        transform_buffer_section(0xea4, scale, buffer);
    dma_to_dmem(0xea4, mmaddr, 0xc0);
    mmaddr += 0xc0;
    transform_buffer_section(0xe44, scale, buffer);
    transform_buffer_section(0xea4, scale, buffer);
}
void transform_buffer_section(u16* data, i16 scale, u16* &buffer) {
    // data in AR3
    // buffer in AR1, IX1 = -1 to not change AR1 in first read
    // scale in AX1.L
    u32 base = ((*data++) << 16) | (*data++); // AXO
    for (int i = 0; i < 0x30; i++) {
        i32 data_value = ((*data++) << 16) | *(data++);
        i32 buffer_value = ((*buffer) << 16) | *(buffer + 1);</pre>
        i32 scaled = (data_value * scale) >> 16;
        scaled += buffer_value;
        *buffer++ = scaled >> 16;
        *buffer++ = scaled;
    }
}
```

#### **2.1.3** Command 0x2

This DMAs a struct of settings from main memory to 0x0b80. It stores pointers to buffer sections to 0x0e08. It also DMAs data to the intermediate section at 0x03c0.

Depending on the data in the DMAd struct, it either sets some pointers to 0x0ce0 (end of command stream?), or it overwrites the command stream with new data and sets the pointers to addresses relative to 0x0cc0 (command stream start).

Assembly for this is

```
; ======== S U B R O U T I N E ===============================
IRAM: 01BC
IRAM: 01BC
IRAM: 01BC command_2:
                                                  ; DATA XREF: IRAM:command_jump_table+o
IRAM: 01BC
                          CLR
                                         $ACCO
IRAM: 01BD ; read mmaddr from command stream
                          CLR L
IRAM: 01BD
                                         $ACC1: $ACO.M, @$ARO
IRAM: 01BE
                          SET16 L
                                         $AC1.M : Q$ARO
IRAM: 01BF ; start DMA to DSP DMEM Oxb80 of length Oxc0
IRAM: 01BF; this probably holds some settings or a struct
IRAM: 01BF
                          SRS
                                         DMAMMADDRH, $ACO.M
IRAM: 01CO
                          SRS
                                         DMAMMADDRL, $AC1.M
```

```
IRAM: 01C1
                                           DMADSPADDR, 0xB80
                           SI
IRAM: 01C3
                           SI
                                           DMAControl, 0
IRAM: 01C5
                           SI
                                           DMALength, 0xC0
IRAM: 01C7
                           LRI
                                           $AR2, buffer_sections_E08
IRAM: 01C9 ; store addresses of buffer sections to DMEM Oxe08
IRAM: 01C9
                                           $AC1.M, 0
                           LRI
IRAM: 01CB
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01CC
                           LRI
                                           $AC1.M, 0x140
IRAM: 01CE
                                           @$AR2, $AC1.M
                           SRRI
IRAM: 01CF
                                           $AC1.M, 0x280
                           LRI
IRAM: 01D1
                                           @$AR2, $AC1.M
                           SRRI
IRAM: 01D2
                           LRI
                                           $AC1.M, 0x400
IRAM: 01D4
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01D5
                                           $AC1.M, 0x540
                           LR.I
IRAM: 01D7
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01D8
                                           $AC1.M, 0x680
                           LRI
IRAM: O1DA
                                           @$AR2, $AC1.M
                           SR.R.T
IRAM: 01DB
                                           $AC1.M, 0x7C0
                           LRI
IRAM: 01DD
                                           @$AR2, $AC1.M
                           SRRI
IRAM: 01DE
                                           $AC1.M, 0x900
                           LRI
IRAM: 01E0
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01E1
                           LRI
                                           $AC1.M, 0xA40
IRAM: 01E3
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 01E4
                           CALL
                                           wait_for_dma_finish_0
IRAM: 01E6 ; load address from DMA'ed settings and start DMA to DSP 0x3c0
IRAM: 01E6 of length 0x80
IRAM: 01E6
                                           ACO.M, loc_BA6+1
                           LR
IRAM: 01E8
                           LR
                                           $AC1.M, DMEM_BA8
IRAM: 01EA
                                           DMAMMADDRH, $ACO.M
                           SRS
IRAM: 01EB
                                           DMAMMADDRL, $AC1.M
                           SRS
IRAM: 01EC
                           SI
                                           DMADSPADDR, 0x3C0
IRAM: 01EE
                           SI
                                           DMAControl, 0
IRAM: 01F0
                           SI
                                           DMALength, 0x80
IRAM: 01F2
                           CLR
                                           $ACCO
IRAM: 01F3
                           CLR
                                           $ACC1
IRAM: 01F4; load offset from DMA'ed data and copy value from 0xb31 + offset to E15
IRAM: 01F4
                                           $ACO.M, DMEM_B84
                           LR
IRAM: 01F6
                           LRI
                                           $AC1.M, 0xB31
IRAM: 01F8
                                           $ACCO, $ACC1
IRAM: 01F9
                           MRR
                                           $AR3, $ACO.M
IRAM: 01FA
                                           $ACO.M, @$AR3
                           ILRR
IRAM: 01FB
                           SR
                                           DMEM_E15, $ACO.M
IRAM: 01FD ; load offset from DMA'ed data and copy value from Oxb34 + offset to E16
IRAM: 01FD
                           LR
                                           $ACO.M, DMEM_B85
IRAM: 01FF
                                           $AC1.M, 0xB34
                           LRI
IRAM: 0201
                           ADD
                                           $ACCO, $ACC1
IRAM: 0202
                                           $AR3, $ACO.M
                           MRR
                                           $ACO.M, @$AR3
IRAM: 0203
                           ILRR
IRAM: 0204; load offset from DMA'ed data and copy value from Oxb11 + offset to E14
IRAM: 0204
                           SR
                                           DMEM_E16, $ACO.M
IRAM: 0206
                                           $ACO.M, DMEM_B86
                           LR
IRAM: 0208
                                           $AC1.M, 0xB11
                           LRI
IRAM: 020A
                                           $ACCO, $ACC1
                           ADD
IRAM: 020B
                           MRR
                                           $AR3, $ACO.M
IRAM: 020C
                           ILRR
                                           $ACO.M, @$AR3
IRAM: 020D
                                           DMEM_E14, $ACO.M
                           SR
IRAM: 020F; if [B9B] == 0: jump
IRAM: 020F
                           CLR
                                           $ACCO
```

```
IRAM: 0210
                                        $ACO.M, DMEM_B9B
                         LR
IRAM: 0212
                         TST
                                        $ACCO
IRAM: 0213
                          JΖ
                                        b9b_zero
IRAM: 0215 ; else
IRAM: 0215
                         CLR
                                        $ACC1
IRAM: 0216; store offsets relative to cc0 (command stream start) to E40/41/42/43
IRAM: 0216
                                      $AC1.M, loc_B9E
                         LR
IRAM: 0218
                         ADDI
                                        $AC1.M, OxCCO
IRAM: 021A
                         SR
                                        cmd2_DMEM_E40_start, $AC1.M
IRAM: 021C
                         LR
                                        $AC1.M, loc_B9F
IRAM: 021E
                                        $AC1.M, OxCCO
                         ADDI
IRAM: 0220
                         SR
                                        cmd2_DMEM_E41_end, $AC1.M
IRAM: 0222
                                        $AC1.M, OxCEO
                         LRI
IRAM: 0224
                         SR
                                        cmd2_DMEM_E42, $AC1.M
IRAM: 0226
                         SR
                                        cmd2_DMEM_E43, $AC1.M
IRAM: 0228
                         CALL
                                        wait_for_dma_finish_0
IRAM: 022A ; load DMA address from transferred data and start DMA to DSP DMEM CCO of length 0x40
IRAM: 022A
                                       $ACO.M, DMEM_B9C
                         LR
IRAM: 022C
                         SRS
                                        DMAMMADDRH, $ACO.M
IRAM: 022D
                                        $ACO.M, DMEM_B9D
                         LR
IRAM: 022F
                         SRS
                                       DMAMMADDRL, $ACO.M
IRAM: 0230
                         SI
                                       DMADSPADDR, OxCCO
IRAM: 0232
                         SI
                                       DMAControl, 0
IRAM: 0234
                         SI
                                       DMALength, 0x40
IRAM: 0236
                         CALL
                                       wait_for_dma_finish_0
IRAM: 0238
                         JMP
                                       receive_command
IRAM: 023A ; -----
IRAM: 023A ; store end of command stream (?) to E40/41/42/43
IRAM: 023A
IRAM: 023 A b9b_zero:
                                                  ; CODE XREF: command_2+571j
IRAM: 023A
                         LRI
                                        $AC1.M, OxCEO
IRAM: 023C
                         SR
                                        cmd2_DMEM_E42, $AC1.M
IRAM: 023E
                         SR
                                        cmd2_DMEM_E40_start, $AC1.M
IRAM: 0240
                         SR
                                        cmd2_DMEM_E41_end, $AC1.M
IRAM: 0242
                         SR
                                        cmd2_DMEM_E43, $AC1.M
IRAM: 0244
                         CALL
                                        wait_for_dma_finish_0
IRAM: 0246
                         JMP
                                        receive_command
IRAM: 0246 ; End of function command_2
   And pseudocode could be
extern u16* buffer_sections[9]; // DMEM E08
extern u16 data_e14, data_e15, data_e16;
extern u16* data_e40, data_e41, data_e42, data_e43;
extern struct* structb80;
void command_2(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | (*command_stream++);</pre>
    // the DMAd data is not a simple array, but a struct
    dma_to_dmem(structb80, mmaddr, 0xc0);
    buffer_sections = {
        0x0, 0x140, 0x280, 0x400, 0x540, 0x680, 0x7c0, 0x900, 0xa40
    };
    wait_for_dma_finish();
```

```
mmaddr = (structb80[0x27] << 16) | structb80[0x28];
    dma_to_dmem(0x3c0, mmaddr, 0x80);
    data_e15 = (structb80[0x4]) + 0xb31;
    data_e16 = (structb80[0x5]) + 0xb34;
    data_e14 = (structb80[0x6]) + 0xb11;
    if (structb80[0x1b]) {
        data_e40 = 0xcc0 + structb80[0x1e];
        data_e41 = 0xcc0 + structb80[0x1f];
        data_e42 = 0xce0;
        data_e43 = 0xce0;
        wait_for_dma_finish();
        mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];</pre>
        dma_to_dmem(0xcc0, mmaddr, 0x40);
    }
    else {
        data_e40 = 0xce0; // address
        data_e41 = 0xce0; // address
        data_e42 = 0xce0; // address
        data_e43 = 0xce0; // address
        wait_for_dma_finish();
}
```

#### 2.1.4 Command 0x3

This command uses the struct transferred by command 2 to transfer and transform other data. The code is quite complex, but here is the assembly

```
: ======== S U B R O U T I N E ==============================
IRAM: 0248
IRAM: 0248
IRAM: 0248 command_3:
                                                   ; CODE XREF: command_3+1B9\ipsi
IRAM: 0248
                                                   ; command_3+1C91j
IRAM: 0248
                                                   ; DATA XREF: ...
IRAM: 0248
                          SET16
IRAM: 0249 ; save command_stream pointer
IRAM: 0249
                        SR
                                         cmd3_temp_command_stream, $ARO
IRAM: 024B; ARO holds pointer to address in region where cmd2 DMAs to
IRAM: 024B; AR1 holds pointer to start of region cmd2 DMAs to (second DMA)
IRAM: 024B
IRAM: 024B; aro: buffer_ba2
IRAM: 024B ; ar1: buffer_3c0
IRAM: 024B
                                          $ARO, OxBA2
IRAM: 024D
                          LRI
                                          $AR1, 0x3C0
IRAM: 024F
                          LRIS
                                          $ACO.M, 5
IRAM: 0250
                          SR
                                          cmd3_loop_counter, $ACO.M
IRAM: 0252
                          CLR
                                          $ACC1
IRAM: 0253 ; load loop length from buffer_ba2
IRAM: 0253
IRAM: 0253 cmd3_loop_5_start:
                                                   ; CODE XREF: command_3+1094j
```

```
IRAM: 0253
                        CLR'L
                                     $ACCO: $AXO.H, @$ARO
IRAM: 0254
                        LRI
                                       $AC1.M, 0xB80
                        BLOOP $AXO.H, loc_25B
IRAM: 0256
IRAM: 0258; dest = *(buffer_3c0++) + 0xb80
IRAM: 0258
                                       $ACO.M, @$AR1
                        LRRI
IRAM: 0259
                         ADD'L
                                       $ACCO, $ACC1 : $AX1.L, @$AR1
IRAM: 025A
                         MRR
                                       $AR2, $ACO.M
IRAM: 025B; *dest = *(buffer_3c0++)
IRAM: 025B
IRAM: 025B loc_25B:
                                                ; CODE XREF: command_3+Efj
IRAM: 025B
                                       @$AR2, $AX1.L
                         SRR
IRAM: 025C ; BLOOP END
IRAM: 025C
IRAM: 025C ; save buffer_3c0 end pointer to E05
IRAM: 025C; save buffer_ba2 end pointer to E06 (should just be ba3)
                              $AR3, cmd3_temp_AR1
0$AR3, $AR1
IRAM: 025C
                        LRI
IRAM: 025E
                         SRRI
                         SRRI @$AR3, $ARO
IRAM: 025F
IRAM: 0260 ; check flag in struct from command 2
                               $ACO.M, cmd3_flag_B87
IRAM: 0260
                       LR
IRAM: 0262
                        CMPIS
                                     $ACO.M, 1
IRAM: 0263
                         JZ
                                      cmd3_struct_flag_1
IRAM: 0265
                        JMP
                                      cmd3_struct_flag_0
IRAM: 0267 ; -----
IRAM: 0267 if [b87] == 1
IRAM: 0267
IRAM: 0267 cmd3_struct_flag_1:
                                               ; CODE XREF: command_3+1Bfj
IRAM: 0267
          LR
                                  $ACO.M, cmd2_DMEM_E42
IRAM: 0269 ; load pointer setup by command 2
IRAM: 0269; load value from E15 (from struct, setup by command 2)
IRAM: 0269
                                byte_E1C, $ACO.M
IRAM: 026B; call pointer
IRAM: 026B
                                       $AR3, DMEM_E15
                         LR
IRAM: 026D
                         CALLR
                                       $AR3
IRAM: 026E; reset state
IRAM: 026E
                         SET16
IRAM: 026F
                         M2
                                       $ACCO
IRAM: 0270
                        CLR
IRAM: 0271
                       CLR
                                       $ACC1
IRAM: 0272 ; load data from struct
IRAM: 0272
             LR
                                       $ACO.M, loc_BB3
IRAM: 0274
                        LR
                                       $AC1.M, loc_BB2
IRAM: 0276; ac1.m = [bb3] + [bb2]
IRAM: 0276 ; ax0.l = [bb2]
IRAM: 0276; ax1.h = [bb3] << 1
IRAM: 0276; ac0.m = [bb2]
IRAM: 0276 ; ax0.1 = 0x8000
IRAM: 0276
                                       $AXO.L, $AC1.M
                         MRR
IRAM: 0277
                                       $ACC1, $ACCO
                         ADD
IRAM: 0278
                         ASL
                                       $ACCO, 1
IRAM: 0279
                         SET15 'MV
                                       $AX1.H : $ACO.M
IRAM: 027A
                         MRR
                                       $ACO.M, $AXO.L
IRAM: 027B
                                       $AXO.L, 0x8000
IRAM: 027D; load pointer to e44
IRAM: 027D
                                       $ARO, byte_E44
IRAM: 027F; prod = ax0.l * ax1.l
IRAM: 027F; *buffer_e44++ = ac0.m
IRAM: 027F ; repeatedly:
```

```
IRAM: 027F ;
               ac0 \neq prod
IRAM: 027F ;
                prod = ax0.l * ax1.l
IRAM: 027F ;
               *buffer_e44++ = ac1.m
IRAM: 027F ;
                ac1 += prod
IRAM: 027F ;
               prod = ax0.l * ax1.l
IRAM: 027F ;
                *buffer_e44++=ac0.m
IRAM: 027F
                          MULX'S
                                          $AXO.L, $AX1.H : @$ARO, $ACO.M
IRAM: 0280
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0281
                          MULXACIS
                          MULXAC S
IRAM: 0282
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0283
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0284
                          MULXACIS
IRAM: 0285
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0286
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0287
IRAM: 0288
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC
IRAM: 0289
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC
IRAM: 028A
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028B
IRAM: 028C
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 028D
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 028E
                         MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 028F
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0290
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0291
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0292
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 0293
                          MULXAC S
IRAM: 0294
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0295
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC'S
IRAM: 0296
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0297
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC
IRAM: 0298
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 0299
                          MULXAC
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 029A
                          MULXAC
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
IRAM: 029B
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
IRAM: 029C
                                          $AXO.L, $AX1.H, $ACCO : @$ARO, $AC1.M
                          MULXAC'S
IRAM: 029D
                          MULXAC'S
                                          $AXO.L, $AX1.H, $ACC1 : @$ARO, $ACO.M
                          MULXAC
IRAM: 029E
                                          $AXO.L, $AX1.H, $ACCO : Q$ARO, $AC1.M
IRAM: 029F ; store final resulting ac0.m in struct
IRAM: 029F
                                         loc_BB2, $ACO.M
IRAM: 02A1
                          SET40
IRAM: 02A2; pointer to buffer at Oxe44 again
IRAM: 02A2 ; load second word stored by command 2
IRAM: 02A2
                          LRI
                                         $ARO, byte_E44
IRAM: 02A4
                          LR
                                         $AR1, cmd2_DMEM_E43
IRAM: 02A6
                          MRR
                                          $AR3, $AR1
IRAM: 02A7
                          LRRI
                                          $AXO.H, @$AR1
                                          $AXO.L, @$ARO
IRAM: 02A8
                          LRRI
IRAM: 02A9 ; AC[1 - d] = prod
IRAM: 02A9; prod = AXd.l * AXd.h
IRAM: 02A9; AX[1 - d].h = *buffer_pointed_by_e43
IRAM: 02A9; AX[1 - d].l = *buffer_e44++
IRAM: \overline{02}A9; *buffer_pointed_by_e43++ = AC[1 - d].m // buffer_pointed_by_e43 in both ar1 and ar3
IRAM: 02A9
                          MUL'L
                                       $AXO.L, $AXO.H : $AX1.H, @$AR1
IRAM: 02AA
                          LRRI
                                         $AX1.L, @$ARO
IRAM: 02AB
                          MULMV'L
                                         $AX1.L, $AX1.H, $ACCO : $AXO.H, @$AR1
IRAM: 02AC
                                         $AXO.L : $ACO.M
                          NX'LS
IRAM: 02AD
                          MULMV'L
                                         $AXO.L, $AXO.H, $ACC1 : $AX1.H, @$AR1
```

TDAM OCAE	NVIII O	ΦΑΥ4 Τ . ΦΑΩ4 M			
IRAM: 02AE	NX'LS	\$AX1.L : \$AC1.M		<b>4470 II</b>	<u>Θ</u> Φ 4 D 4
IRAM: 02AF	MULMV L	\$AX1.L, \$AX1.H,		фако.н,	@\$AKI
IRAM: 02B0	NX'LS	\$AXO.L : \$ACO.M		. <b>ф</b> луд 11	ad AD 4
IRAM: 02B1 IRAM: 02B2	MULMV L	\$AXO.L, \$AXO.H,		фАХІ.П,	Q DAKI
<b>─</b>	NX'LS	\$AX1.L : \$AC1.M		<b>ΦΑΥ</b> Ο ΙΙ	<u>α</u> φ Δ D 4
IRAM: 02B3	MULMV L	\$AX1.L, \$AX1.H,		фако.н,	@\$AKI
IRAM: 02B4	NX <mark>'</mark> LS MULMV'L	\$AXO.L: \$ACO.M \$AXO.L, \$AXO.H,		. <b>ტ</b> გუჟ II	<u>@</u> Φ Δ D 4
IRAM: 02B5 IRAM: 02B6				фАХІ.П,	Q DAKI
IRAM: 02B7	NX <mark>'</mark> LS MULMV'L	\$AX1.L: \$AC1.M \$AX1.L, \$AX1.H,		φννο μ	A D 1
IRAM: 02B8	NX LS	\$AXO.L : \$ACO.M		фило.п,	Q ARI
IRAM: 02B9	MULMV'L	\$AXO.L, \$AXO.H,		Ф Л V 1 Ц	A D 1
IRAM: 02BA	NX LS	\$AX1.L : \$AC1.M		филі.п,	Q PARI
IRAM: 02BB	MULMV L	\$AX1.L, \$AX1.H,		и оулф	@ΦAD1
IRAM: 02BC	NX LS	\$AXO.L : \$ACO.M		ΨΑΛΟ.11,	ψAILI
IRAM: 02BD	MULMV L	\$AXO.L, \$AXO.H,		ФЛУ1 Ц	@\$AR1
IRAM: 02BE	NX LS	\$AX1.L : \$AC1.M		ΨΑΛΙ.11,	ΨΨΠίΙ
IRAM:02BF	MULMV L	\$AX1.L, \$AX1.H,		SAXO H	0\$AR1
IRAM:02CO	NXILS	\$AXO.L : \$ACO.M		Ψ,	ΘΦ11111
IRAM:02C1	MULMV L	\$AXO.L, \$AXO.H,		\$AX1 H	@\$AR1
IRAM:02C2	NXILS	\$AX1.L : \$AC1.M		Ψ,	ΘΦ11111
IRAM:02C3	MULMV'L	\$AX1.L, \$AX1.H,		SAXO.H.	@\$AR1
IRAM:02C4	NXILS	\$AXO.L : \$ACO.M		<b>4</b> ,	
IRAM:02C5	MULMVUL	\$AXO.L, \$AXO.H,		\$AX1.H.	@\$AR1
IRAM:02C6	NX LS	\$AX1.L : \$AC1.M		, , ,	
IRAM: 02C7	MULMVIL	\$AX1.L, \$AX1.H,		\$AXO.H.	@\$AR1
IRAM: 02C8	NXTLS	\$AXO.L : \$ACO.M		•	П.
IRAM: 02C9	MULMVUL	\$AXO.L, \$AXO.H,		\$AX1.H,	@\$AR1
IRAM: 02CA	NXTLS	\$AX1.L : \$AC1.M		•	ш.
IRAM: 02CB	MULMVUL	\$AX1.L, \$AX1.H,		\$AXO.H,	@\$AR1
IRAM: 02CC	NXTLS	\$AXO.L : \$ACO.M			
IRAM: 02CD	MULMVUL	\$AXO.L, \$AXO.H,	\$ACC1	\$AX1.H,	@\$AR1
IRAM: 02CE	NXTLS	\$AX1.L : \$AC1.M			
IRAM: 02CF	MULMV'L	\$AX1.L, \$AX1.H,	\$ACCO:	\$AXO.H,	@\$AR1
IRAM: 02DO	NXTLS	\$AXO.L : \$ACO.M			
IRAM: 02D1	MULMV'L	\$AXO.L, \$AXO.H,	\$ACC1	\$AX1.H,	@\$AR1
IRAM: 02D2	NX LS	\$AX1.L : \$AC1.M			
IRAM: 02D3	MULMV'L	\$AX1.L, \$AX1.H,		\$AXO.H,	@\$AR1
IRAM: 02D4	NX LS	\$AXO.L : \$ACO.M			_
IRAM: 02D5	MULMVUL	\$AXO.L, \$AXO.H,		\$AX1.H,	@\$AR1
IRAM: 02D6	NX[LS]	\$AX1.L : \$AC1.M			
IRAM: 02D7	MULMVUL	\$AX1.L, \$AX1.H,		\$AXO.H,	@\$AR1
IRAM: 02D8	NX LS	\$AXO.L : \$ACO.M			Π.
IRAM: 02D9	MULMVUL	\$AXO.L, \$AXO.H,		\$AX1.H,	@\$AR1
IRAM: 02DA	NXULS	\$AX1.L : \$AC1.M			
IRAM: 02DB	MULMV L	\$AX1.L, \$AX1.H,		\$AXO.H,	@\$AR1
IRAM: 02DC	NXULS	\$AXO.L : \$ACO.M		<b>****</b>	
IRAM: 02DD	MULMV L	\$AXO.L, \$AXO.H,		\$AX1.H,	@\$AR1
IRAM: 02DE	NXULS	\$AX1.L : \$AC1.M		<b>****</b>	
IRAM: 02DF	MULMV L	\$AX1.L, \$AX1.H,		фахо.н,	ФФАК1
IRAM: 02E0	NX LS	\$AXO.L : \$ACO.M			<u>α</u> φ Δ Τ 4
IRAM: 02E1	MULMVUL	\$AXO.L, \$AXO.H,		фАХІ.Н,	U\$AK1
IRAM: 02E2	NX LS	\$AX1.L : \$AC1.M		φανο ττ	MO AD 4
IRAM: 02E3	MULMVUL NYUI S	\$AX1.L, \$AX1.H,		фило.п,	MAW1
IRAM: 02E4 IRAM: 02E5	NX <mark>'</mark> LS MULMV'L	\$AXO.L : \$ACO.M		φηνή μ	<b>6</b> 4 A D 1
IRAM: 02E6		\$AXO.L, \$AXO.H, \$AX1.L: \$AC1.M		филт.п,	MAW1
IRAM: 02E6 IRAM: 02E7	NX LS	\$AX1.L; \$AC1.M \$AX1.L, \$AX1.H,			
IRAN UZEI	MULMV	φΗΛΙ.L, ΦΗΛΙ.Η,	φACCU		

```
IRAM:02E8 ; last step is different
IRAM: 02E8
                          MOVP'S
                                          $ACC1 : @$AR3, $ACO.M
IRAM: 02E9
                                          @$AR3, $AC1.M
                          SRRI
IRAM: 02EA ; call data from command 2
IRAM: 02EA
                                         $AR3, DMEM_E14
IRAM: 02EC ; reset state
IRAM: 02EC
                          SET40
IRAM: 02ED
                          SET15
IRAM: 02EE
                          M2
IRAM: 02EF
                          CALLR
                                          $AR3
IRAM: 02F0
                          CLR
                                          $ACCO
IRAM: 02F1 ; load data from struct
IRAM: 02F1
                        LR
                                          $ACO.M, DMEM_B9B
IRAM: 02F3
                          TST
                                          $ACCO
IRAM: 02F4
                          JΖ
                                          cmd3_struct_data_0
IRAM: 02F6 ; transfer data from command 2
IRAM: 02F6
                          LR
                                          $ACO.M, cmd2_DMEM_E42
IRAM: 02F8
                                         cmd2_DMEM_E43, $ACO.M
                          SR
IRAM: 02FA
                          CLR
                                         $ACCO
IRAM: 02FB
                                         $ACC1
                          CLR
IRAM: 02FC
                          LR
                                         $ACO.M, loc_B9E
IRAM: 02FE
                          LR
                                         $AC1.M, loc_BAO
IRAM: 0300
                          CMP
IRAM: 0301; if [b9e] <= [ba0]:
IRAM: 0301 ; [b9e]++
IRAM: 0301 ; else:
IRAM: 0301 ; [b9e]--
IRAM: 0301
                          JLE
                                         loc_306
IRAM: 0303
                          DECM
                                          $ACO.M
IRAM: 0304
                          JMP
                                         loc_309
IRAM: 0306 ; --
IRAM: 0306
IRAM: 0306 loc_306:
                                                   ; CODE XREF: command_3+B91j
IRAM: 0306
                          JZ
                                         loc_309
IRAM: 0308
                          INCM
                                         $ACO.M
IRAM: 0309
IRAM: 0309 loc_309:
                                                  ; CODE XREF: command_3+BC1j
IRAM: 0309
                                                  ; command_3:loc_3061j
IRAM: 0309
                          SR
                                         loc_B9E : $ACO.M,
IRAM: 030B; [e40] = [e43] + 0xe0 + [b9e] // the incr/decr [b9e]
IRAM: 030B
                                   $AC1.M, cmd2_DMEM_E43
                        LR
IRAM: 030D
                          ADDIS
                                         $AC1.M, OxEO
IRAM: 030E
                                         $ACCO, $ACC1
                          ADD
IRAM: 030F
                          SR
                                         cmd2_DMEM_E40_start, $ACO.M
IRAM: 0311
                          CLR
                                         $ACCO
IRAM: 0312
                          CLR
                                         $ACC1
IRAM: 0313 ; if [b9f] <= [ba1]:</pre>
IRAM: 0313 ; [b9f]++
IRAM: 0313 ; else:
IRAM: 0313 ; [b9f]--
IRAM: 0313
                          LR
                                          $ACO.M, loc_B9F
IRAM: 0315
                          LR
                                          $AC1.M, loc_BA1
IRAM: 0317
                          CMP
IRAM: 0318
                          JLE
                                         loc_31D
IRAM: 031A
                          DECM
                                         $ACO.M
IRAM: 031B
                          JMP
                                         loc_320
IRAM: 031D ; -----
IRAM: 031D
```

```
IRAM: 031D loc_31D:
                                                     ; CODE XREF: command_3+DOfj
                          JZ
IRAM: 031D
                                           loc_320
IRAM: 031F
                           INCM
                                           $ACO.M
IRAM: 0320
IRAM: 0320 loc_320:
                                                     ; CODE XREF: command_3+D3†j
IRAM: 0320
                                                    ; command_3:loc_31D†j
IRAM: 0320
                           SR
                                           loc_B9F : $ACO.M,
IRAM: 0322; [e41] = [e43] + 0xe0 + [b9f]
IRAM: 0322
                          LR
                                           $AC1.M, cmd2_DMEM_E43
IRAM: 0324
                           ADDIS
                                           $AC1.M, OxEO
IRAM: 0325
                                           $ACCO, $ACC1
                           ADD
IRAM: 0326
                                           cmd2_DMEM_E41_end, $ACO.M
IRAM: 0328
                           JMP
                                           cmd3_struct_flag_0
IRAM: 032A ; -----
IRAM: 032A
IRAM: 032A cmd3_struct_data_0:
                                                    ; CODE XREF: command_3+AC^j
IRAM: 032A
               I.R.
                                           $ACO.M, cmd2_DMEM_E42
IRAM: 032^{\circ}C; [e40] = [e41] = [e43] = [e42]
IRAM: 032C
                          SR
                                          cmd2_DMEM_E40_start, $ACO.M
IRAM: 032E
                           SR
                                           cmd2_DMEM_E41_end, $ACO.M
IRAM: 0330
                           SR
                                          cmd2_DMEM_E43, $ACO.M
IRAM: 0332 if [b87] != 1
IRAM: 0332
IRAM: 0332 cmd3_struct_flag_0:
                                                     ; CODE XREF: command_3+1D†j
IRAM: 0332
                                                     ; command_3+E01j
IRAM: 0332
                                           $ACCO
                           CLR
IRAM: 0333 ; reset state
IRAM: 0333
                           SET16
IRAM: 0334
                           CLRP
IRAM: 0335
                                           $ACC1
                           CLR
IRAM: 0336
                                           $PROD.M2, $ACO.M
IRAM: 0337
                                         $ACO.M, 0x40
                           LRIS
IRAM: 0338; prod.m = 0x40
IRAM: 0338; ac1.m - 0x40
IRAM: 0338; ar0 = ar3 = 0xe08
IRAM: 0338
                                           $PROD.M1, $ACO.M
                           MRR
IRAM: 0339
                           LRI
                                           $AR3, buffer_sections_E08
IRAM: 033B
                           MRR
                                          $ARO, $AR3
IRAM: 033C
                           MRR
                                          $AC1.M, $PROD.M1
IRAM: 033D; ax0.h = *buffer_sections_e08++;
IRAM: 033D ; first step is slightly different
IRAM: 033D ; repeatedly:
IRAM: 033D; ac0.hm = prod.m (=0x40) + ax0.h
IRAM: 033D; ax1.h = *buffer_sections_e08;
IRAM: 033D ; *buffer_sections_e08 = ac1.m;
IRAM: 033D ; buffer_sections_e08++; // both ARO and AR3
IRAM: 033D; ac1.hm = prod.m (=0x40) + ax1.h
IRAM: 033D; ax0.h = *buffer_sections_e08;
             *buffer_sections_e08 = ac0.m;
IRAM: 033D ;
             buffer_sections_e08++; // both ARO and AR3
IRAM: 033D ;
IRAM: 033D
IRAM: 033D
                                           $AXO.H, @$ARO
                           LRRI
IRAM: 033E
                           ADDPAXZ'L
                                           $ACCO, $AXO : $AX1.H, @$ARO
                           ADDPAXZ'LS $ACC1, $AX1 : $AX0.H, $AC0.M
ADDPAXZ'LS $ACC0, $AX0 : $AX1.H, $AC1.M
IRAM: 033F
IRAM: 0340
                           ADDPAXZ LS $ACC1, $AX1 : $AX0.H, $AC0.M
ADDPAXZ LS $ACC0, $AX0 : $AX1.H, $AC1.M
ADDPAXZ LS $ACC1, $AX1 : $AX0.H, $AC0.M
IRAM: 0341
IRAM: 0342
IRAM: 0343
```

```
ADDPAXZ'LS
ADDPAXZ'LS
IRAM: 0344
                                         $ACCO, $AXO : $AX1.H, $AC1.M
IRAM: 0345
                                         $ACC1, $AX1 : $AXO.H, $ACO.M
IRAM: 0346
                          ADDPAXZ
                                         $ACCO, $AXO : @$AR3, $AC1.M
IRAM: 0347
                          SRRI
                                          @$AR3, $ACO.M
IRAM: 0348; ac0.m = (*buffer_e04++) - 1;
IRAM: 0348; ar1 = *buffer_e04++;
IRAM: 0348; ar0 = *buffer_e04++;
IRAM: 0348
                                          $AR3, cmd3_loop_counter
IRAM: 034A
                          CLR
                                          $ACCO
IRAM: 034B
                                          $ACC1: $ACO.M, @$AR3
                          CLR L
IRAM: 034C
                                          $AR1, Q$AR3 ; data_E05
                          LRRI
IRAM: 034D
                          LRRI
                                          $ARO, Q$AR3 ; cmd3_temp_ARO
IRAM: 034E
                          DECM
                                          $ACO.M
IRAM: 034F
                          SR
                                          cmd3_loop_counter, $ACO.M
IRAM: 0351 ; while (loop_counter)
IRAM: 0351
                          JNZ
                                         cmd3_loop_5_start
IRAM: 0353
                          SET16
IRAM: 0354
                          CLR
                                          $ACCO
IRAM: 0355
                                          $ACO.M, DMEM_B9B
                          LR
IRAM: 0357
                                          $ACCO
                          TST
IRAM: 0358; if ([b9b] == 0)
IRAM: 0358
                          JΖ
                                         cmd3_b9b_zero
IRAM: 035A; DMA to MMEM from address stored in [e1c]
IRAM: 035A
                         LR
                                $ACO.M, DMEM_B9C
                                          $ACO.L, DMEM_B9D
IRAM: 035C
                          L.R.
IRAM: 035E
                                         DMAMMADDRH, $ACO.M
                          SRS
IRAM: 035F
                          SRS
                                          DMAMMADDRL, $ACO.L
IRAM: 0360
                          CLR
                                          $ACCO
IRAM: 0361
                                          $ACO.M, byte_E1C
                          LR
                                         DMADSPADDR, $ACO.M
IRAM: 0363
                          SRS
IRAM: 0364
                          SI
                                         DMAControl, 1
IRAM: 0366
                          SI
                                        DMALength, 0x40
IRAM: 0368
                                  wait_for_dma_finish_0
                          CALL
IRAM: 036A; same sort of setup as in command 2
IRAM: 036A
IRAM: 036A cmd3_b9b_zero:
                                                   ; CODE XREF: command_3+110†j
IRAM: 036A
                                          $ACCO
                          CLR
IRAM: 036B
                          CLR
                                          $ACC1
IRAM: 036C
                                          $ACO.M, loc_B82
                          T.R.
IRAM: 036E
                                          $AC1.M, loc_B83
                          LR
IRAM: 0370
                                         DMAMMADDRH, $ACO.M
                          SRS
IRAM: 0371
                          SRS
                                         DMAMMADDRL, $AC1.M
IRAM: 0372
                                         DMADSPADDR, 0xB80
                          SI
IRAM: 0374
                          SI
                                         DMAControl, 1
IRAM: 0376
                          SI
                                         DMALength, 0xC0
IRAM: 0378
                          CALL
                                         wait_for_dma_finish_0
IRAM: 037A
                          CLR
                                          $ACCO
IRAM: 037B
                                          $ACO.M, loc_B80
                          LR
IRAM: 037D
                                         $ACO.L, loc_B81
                          LR
IRAM: 037F
                          TST
                                          $ACCO
IRAM: 0380
                          JNZ
                                          loc_386
IRAM: 0382 ; restore command_stream pointer
IRAM: 0382
                    LR
                                  $ARO, cmd3_temp_command_stream
IRAM: 0384
                          JMP
                                         receive_command
IRAM: 0386 ; -----
IRAM: 0386
IRAM: 0386 loc_386:
                                                  ; CODE XREF: command_3+138†j
IRAM: 0386
                          SRS
                                          DMAMMADDRH, $ACO.M
```

TDAM - 0207	ana	DMAMMADDDI (\$4.00 I
IRAM: 0387	SRS	DMAMMADDRL, \$ACO.L
IRAM: 0388	SI	DMADSPADDR, 0xB80
IRAM: 038A	SI	DMAControl, 0
IRAM: 038C	SI	DMALength, 0xC0
IRAM: 038E	LRI	\$AR2, buffer_sections_E08
IRAM:0390	LRI	\$AC1.M, 0
IRAM: 0392	SRRI	@\$AR2, \$AC1.M
IRAM: 0393	LRI	\$AC1.M, 0x140
IRAM: 0395	SRRI	@\$AR2, \$AC1.M
IRAM: 0396	LRI	\$AC1.M, 0x280
IRAM: 0398	SRRI	©\$AR2, \$AC1.M
IRAM: 0399	LRI	\$AC1.M, 0x400
IRAM: 039B	SRRI	©\$AR2, \$AC1.M
		\$AC1.M, 0x540
IRAM: 039C	LRI	
IRAM: 039E	SRRI	@\$AR2, \$AC1.M
IRAM: 039F	LRI	\$AC1.M, 0x680
IRAM: 03A1	SRRI	@\$AR2, \$AC1.M
IRAM: 03A2	LRI	<b>\$AC1.M,</b> 0x7C0
IRAM: 03A4	SRRI	@\$AR2, \$AC1.M
IRAM: 03A5	LRI	<b>\$AC1.M,</b> 0x900
IRAM: 03A7	SRRI	©\$AR2, \$AC1.M
IRAM:03A8	LRI	\$AC1.M, 0xA40
IRAM: 03AA	SRRI	@\$AR2, \$AC1.M
IRAM: 03AB	CALL	wait_for_dma_finish_0
IRAM: 03AD	LR	\$ACO.M, loc_BA6+1
IRAM: 03AF	LR	\$AC1.M, DMEM_BA8
IRAM: 03B1	SRS	DMAMMADDRH, \$ACO.M
IRAM: 03B2	SRS	DMAMMADDRL, \$AC1.M
IRAM:03B3	SI	DMADSPADDR, 0x3C0
IRAM:03B5	SI	DMAControl, 0
IRAM:03B7	SI	DMALength, 0x80
IRAM: 03B9	CLR	\$ACCO
IRAM: 03BA	CLR	\$ACC1
IRAM: 03BB	LR	\$ACO.M, DMEM_B84
IRAM: 03BD	LRI	\$AC1.M, 0xB31
IRAM: 03BF	ADD	\$ACCO, \$ACC1
IRAM: 03CO	MRR	\$AR3, \$ACO.M
IRAM: 03C1	ILRR	\$ACO.M, @\$AR3
IRAM: 03C2	SR	DMEM_E15, \$ACO.M
IRAM: 03C4	LR	\$ACO.M, DMEM_B85
IRAM: 03C6	LRI	<b>\$AC1.M,</b> 0xB34
IRAM: 03C8	ADD	\$ACCO, \$ACC1
IRAM:03C9	MRR	\$AR3, \$ACO.M
IRAM: 03CA	ILRR	\$ACO.M, @\$AR3
IRAM: 03CB	SR	DMEM_E16, \$ACO.M
IRAM: 03CD	LR	\$ACO.M, DMEM_B86
IRAM: 03CF	LRI	\$AC1.M, 0xB11
IRAM: 03D1	ADD	\$ACCO, \$ACC1
IRAM:03D2	MRR	\$AR3, \$ACO.M
IRAM:03D3	ILRR	\$ACO.M, @\$AR3
IRAM: 03D4	SR	DMEM_E14, \$ACO.M
IRAM: 03D6	CLR	\$ACCO
<u> </u>		
IRAM: 03D7	LR	\$ACO.M, DMEM_B9B
IRAM: 03D9	TST	\$ACC0
IRAM: 03DA	JZ	loc_403
IRAM: 03DC	CLR	\$ACC1
IRAM: 03DD	LR	\$AC1.M, loc_B9E
IRAM: 03DF	ADDI	\$AC1.M, OxCCO

```
IRAM: 03E1
                         SR
                                        cmd2_DMEM_E40_start, $AC1.M
IRAM: 03E3
                                        $AC1.M, loc_B9F
                         LR
IRAM: 03E5
                                        $AC1.M, OxCCO
                         ADDI
IRAM: 03E7
                         SR
                                        cmd2_DMEM_E41_end, $AC1.M
IRAM: 03E9
                                        $AC1.M, OxCEO
                         LRI
IRAM: 03EB
                                        cmd2_DMEM_E42, $AC1.M
                         SR
IRAM: 03ED
                         SR
                                        cmd2_DMEM_E43, $AC1.M
IRAM: 03EF
                         CALL
                                        wait_for_dma_finish_0
IRAM: 03F1
                         LR
                                        $ACO.M, DMEM_B9C
IRAM: 03F3
                         SRS
                                        DMAMMADDRH, $ACO.M
IRAM: 03F4
                                        $ACO.M, DMEM_B9D
                         LR
IRAM: 03F6
                         SRS
                                        DMAMMADDRL, $ACO.M
IRAM: 03F7
                         SI
                                        DMADSPADDR, 0xCC0
IRAM: 03F9
                         SI
                                        DMAControl, 0
IRAM: 03FB
                         SI
                                        DMALength, 0x40
                         CALL
IRAM: 03FD
                                        wait_for_dma_finish_0
IRAM: 03FF ; restore command_stream pointer
IRAM: 03FF
                                        $ARO, cmd3_temp_command_stream
IRAM: 0401
                         JMP
                                        command_3
IRAM: 0403 ; -----
IRAM: 0403
IRAM: 0403 loc_403:
                                                 ; CODE XREF: command_3+192†j
IRAM: 0403
                         LRI
                                        $AC1.M, OxCEO
IRAM: 0405
                         SR
                                        cmd2_DMEM_E42, $AC1.M
IRAM: 0407
                         SR
                                        cmd2_DMEM_E40_start, $AC1.M
IRAM: 0409
                         SR
                                        cmd2_DMEM_E41_end, $AC1.M
IRAM: 040B
                         SR
                                        cmd2_DMEM_E43, $AC1.M
IRAM: 040D
                         CALL
                                        wait_for_dma_finish_0
IRAM: 040F
                                        $ARO, cmd3_temp_command_stream
IRAM: 0411
                          JMP
                                        command_3
   And pseudocode could be
extern u16* buffer_sections[9]; // DMEM E08
extern u16 data_e14, data_e15, data_e16;
extern u16* data_e40, data_e41, data_e42, data_e43;
extern struct* structb80;
extern struct* struct3c0;
void command_3(u16* &command_stream) {
    while (true) {
        u16* buffer_ar0 = &structb80[0x22];
        u16* buffer_ar1 = struct3c0;
        u16* ptr_e1c;
        // loop counter stored at OEO4
        for (int i = 0; i < 5; i++) {
             const u16 times = *buffer_ar0++;
             for (int j = 0; j < times; <math>j++) {
                 structb80[*buffer_ar1++] = *buffer_ar1++;
             u16* dest_buffer;
```

```
if (structb80[0x7] == 1) {
    byte_e1c = data_e42;
    ((void (*)())data_e15)();
    dest_buffer = 0xe44;
    i32 step = i16(structb80[0x32]) * i16(structb80[0x33] << 1);
    u32 value0 = structb80[0x32] << 16;
    u32 value1 = value0 + (structb80[0x33] << 16);
    for (int j = 0; j < 16; j++) {
        *dest_buffer++ = value0 >> 16;
        value0 += step;
        *dest_buffer++ = value1 >> 16;
        value1 += step;
    }
    structb80[0x32] = value0;
   u16* src_buffer = 0xe44; // ARO
    dest_buffer = data_e43; // AR3
    for (int j = 0; j < 32; j++) {
        *dest_buffer = (*src_buffer * *dest_buffer) >> 16;
        dest_buffer++;
        src_buffer++;
    }
    ((void (*)())data_e14)();
    if (structb80[0x1b]) {
        data_e43 = data_e42;
        if (structb80[0x1e] \le structb80[0x20]) {
            structb80[0x1e]++
        }
        else {
            structb80[0x1e]--;
        data_e40 = data_e43 + 0xe0 + structb80[0x1e];
        if (structb80[0x1f] \le structb80[0x21]) {
            structb80[0x1f]++
        }
        else {
           structb80[0x1f]--;
        data_e41 = data_e43 + 0xe0 + structb80[0x1f];
    }
    else {
        data_e40 = data_e41 = data_e43 = data_e42;
    }
}
```

```
for (int j = 0; j < 9; j++) {
        buffer_sections[j] += 0x40;
    }
}
u32 mmaddr;
if (structb80[0x1b]) {
    mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];
    dma_dmem_to_mmem(mmaddr, ptr_e1c, 0x40);
    wait_for_dma_finish();
}
// DMA struct back to main memory
mmaddr = (structb80[0x2] << 16) | structb80[0x3];</pre>
dma_dmem_to_mmem(mmaddr, 0xb80, 0xc0);
wait_for_dma_finish();
mmaddr = (structb80[0x0] << 16) | structb80[0x1];</pre>
if (!mmaddr) {
    return;
}
if (mmaddr) {
    // same setup as command 2
    dma_to_dmem(structb80, mmaddr, 0xc0);
    buffer_sections = {
        0x0, 0x140, 0x280, 0x400, 0x540, 0x680, 0x7c0, 0x900, 0xa40
    };
    wait_for_dma_finish();
    mmaddr = (structb80[0x27] << 16) | structb80[0x28];
    dma_to_dmem(0x3c0, mmaddr, 0x80);
    data_e15 = (structb80[0x4]) + 0xb31;
    data_e16 = (structb80[0x5]) + 0xb34;
    data_e14 = (structb80[0x6]) + 0xb11;
    if (structb80[0x1b)] {
        data_e40 = 0xcc0 + (structb80[0x1e)];
        data_e41 = 0xcc0 + (structb80[0x1f)];
        data_e42 = 0xce0;
        data_e43 = 0xce0;
        wait_for_dma_finish();
        mmaddr = (structb80[0x1c] << 16) | structb80[0x1d];</pre>
        dma_to_dmem(0xcc0, mmaddr, 0x40);
    }
    else {
        data_e40 = 0xce0; // address
```

#### **2.1.5** Command 0x4, 0x5 and 0x9

These commands are all very similar. Command 0x9 only calls sub\_484 with a pointer to the buffer at 0x7c0, while 0x4 and 0x5 DMA the buffers at 0x400 and 0x7c0 respectively, before also calling sub\_484 with their respective buffers as arguments. Since they are so similar, I will only put the assembly for command 0x4 here.

```
IRAM: 0413 command_4:
                                                     ; DATA XREF: IRAM:command_jump_table+o
IRAM: 0413
                           SET16
IRAM: 0414 ; DMA 0x780 bytes to main mem from DSP DMEM 0x400
IRAM: 0414; MMADDR read from command stream
IRAM: 0414; then call mix_buffers with 0x400
IRAM: 0414
                           LRI
                                           $IX2, 0x400
IRAM: 0416
                                           $ACCO
                           CI.R.
IRAM: 0417
                           CLR L
                                           $ACC1: $ACO.M, @$ARO
IRAM: 0418
                           LRRI
                                           $ACO.L, @$ARO
IRAM: 0419
                                           DMAMMADDRH, $ACO.M
                           SRS
IRAM: 041A
                           SRS
                                           DMAMMADDRL, $ACO.L
IRAM: 041B
                                           $ACO.M, $IX2
                           MRR
IRAM: 041C
                           SRS
                                           DMADSPADDR, $ACO.M
IRAM: 041D
                           SI
                                           DMAControl, 1
IRAM: 041F
                           SI
                                           DMALength, 0x780
IRAM: 0421
                           CALL
                                           wait_for_dma_finish_0
IRAM: 0423
                           CALL
                                           mix_buffers
IRAM: 0425
                           JMP
                                           receive_command
```

And the pseudocode for 0x4 and 0x5 is the same, except 0x5 uses 0x7c0 instead of 0x400:

```
void command_9(u16* &command_stream) {
    mix_buffers(command_stream, 0x7c0);
}

void command_4(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
    // 0x780 bytes, so precisely 0x3c0 words
    dma_dmem_to_mmem(mmaddr, 0x400, 0x780);
    wait_for_dma_finish();
    mix_buffers(command_stream, 0x400);
}</pre>
```

This function sub\_484 DMAs a new buffer from main memory to the buffer passed as argument, and adds it to the current buffer at 0x0.

The assembly for this function is

```
      IRAM: 0484
      mix_buffers:
      ; CODE XREF: command_9+2†p

      IRAM: 0484
      ; command_4+10†p ...
```

```
IRAM: 0484
IRAM: 0485 ; IX2 holds some address:
IRAM: 0485 ; 0x400 for cmd4
IRAM: 0485 ;
               0x7c0 for cmd9/5
IRAM: 0485
IRAM: 0485 ; read main memory address from command stream
IRAM: 0485; store in AC1.ml and AX0.hl
IRAM: 0485
                           LRRI
                                           $AC1.M, @$ARO
                                           $AC1.L, @$AR0
IRAM: 0486
                           LRRI
IRAM: 0487
                           MRR
                                           $AXO.H, $AC1.M
IRAM: 0488
                                           $AXO.L, $AC1.L
                           MRR
IRAM: 0489 ; start DMA from main memory address to DSP DMEM 0x400 length 0xc0
IRAM: 0489
                           SRS
                                           DMAMMADDRH, $AC1.M
IRAM: 048A
                                           DMAMMADDRL, $AC1.L
                           SRS
IRAM: 048B
                           CLR
                                           $ACC1
IRAM: 048C
                           MRR
                                           $AC1.L, $IX2
IRAM: 048D
                           SRS
                                           DMADSPADDR, $AC1.L
IRAM: 048E
                                           $ACO.M, O
                           LRIS
IRAM: 048F
                           SRS
                                           DMAControl, $ACO.M
IRAM: 0490
                                           $ACCO
                           CLR
IRAM: 0491
                           LRI
                                           $ACO.L, OxCO
IRAM: 0493
                           SRS
                                           DMALength, $ACO.L
IRAM: 0494; save command stream pointer
IRAM: 0494
                                           $IX1, $ARO
                           MRR
IRAM: 0495 ; ar1: 0xe44
IRAM: 0495; ac0: mmaddr + 0xc0
IRAM: 0495
                                           $AR1, 0xE44
                           LRI
IRAM: 0497
                           ADDAX
                                           $ACCO, $AXO
IRAM: 0498; *(u32*)0xe44 = ac0 (mmaddr + 0xc0)
IRAM: 0498
                           SRRI
                                           @$AR1, $ACO.M
IRAM: 0499
                           SRRI
                                           @$AR1, $ACO.L
IRAM: 049A
                                           $AX1.H, 0
                           LRIS
IRAM: 049B
                           LRI
                                           $AX1.L, 0x60
IRAM: 049D ac1 = 0x400 + 0x60
IRAM: 049D
                                           $ACC1, $AX1
                           ADDAX
IRAM: 049E *0xe46 = ac1
IRAM: 049E
                           SRRI
                                           @$AR1, $AC1.L
IRAM: 049F ar1 = 0xe44
IRAM: 049F ar0 = 0x400
IRAM: 049F ar2 = ar3 = 0
IRAM: 049F
                                           $AR1, 0xE44
                           LRI
IRAM: 04A1
                           MRR
                                           $ARO, $IX2
IRAM: 04A2
                                           $AR3, 0
                           LRI
IRAM: 04A4
                           MRR
                                           $AR2, $AR3
IRAM: 04A5
IRAM: 04A5 cmdf_wait_for_dma_finish:
                                                     ; CODE XREF: mix_buffers+241j
IRAM: 04A5
                                           $AC1.M, DMAControl
IRAM: 04A6
                                           $AC1.M, 4
                           ANDF
IRAM: 04A8
                                           cmdf_wait_for_dma_finish
                           JLNZ
IRAM: 04AA REPEAT 9 TIMES
IRAM: 04AA
                           BLOOPI
                                           9, loc_4DA
IRAM: 04AC
                           SET16
IRAM: 04AD read mmaddr from 0xe44
           recall: we stored one right before this
IRAM: 04AD
                           LRRI
                                           $AXO.H, @$AR1
IRAM: 04AE
                                           $AXO.L, @$AR1
                           LRRI
IRAM: 04AF AXO still holds initial MMADDR
IRAM: 04AF
                           MOVAX
                                           $ACC1, $AXO
```

```
IRAM: 04B0
                                           DMAMMADDRH, $AC1.M
                           SRS
IRAM: 04B1
                           SRS
                                           DMAMMADDRL, $AC1.L
IRAM: 04B2
                           CLR
                                           $ACC1
IRAM: 04B3 read dsp address from 0xe44 buffer
IRAM: 04B3
           recal: we stored one right before this
IRAM: 04B3
                           LRRI
                                           $AC1.L, @$AR1
IRAM: 04B4
                           SRS
                                           DMADSPADDR, $AC1.L
IRAM: 04B5
                                           DMAControl, 0
IRAM: 04B7 DMA length 0xc0
IRAM: 04B7
                           CLR
                                           $ACCO
IRAM: 04B8
                                           $ACO.L, OxCO
                           LRI
                           SRS
IRAM: 04BA
                                           DMALength, $ACO.L
IRAM: 04BB restore ar1 pointer to address data
IRAM: 04BB
                                           $AR1, 0xE44
                           LR.I
IRAM: 04BD ac0 = mmaddr + 0xc0
IRAM: 04BD
                           ADDAX
                                           $ACCO, $AXO
IRAM: 04BE store mmaddr + 0xc0 again (keep incrementing)
IRAM: 04BE
                                           @$AR1, $ACO.M
                           SRRI
                                           @$AR1, $ACO.L
IRAM: 04BF
                           SRRI
IRAM: 04C0 store dspaddr + 0x60 again (keep incrementing)
IRAM: 04CO
                           LRIS
                                           $AX1.H, 0
IRAM: 04C1
                           LRIS
                                           $AX1.L, 0x60
IRAM: 04C2
                           ADDAX
                                           $ACC1, $AX1
IRAM: 04C3
                           SRRI
                                           @$AR1, $AC1.L
IRAM: 04C4 restore ar1 pointer to address data
IRAM: 04C4
                                           $AR1, 0xE44
                         LR.I
IRAM: 04C6
                           SET40
IRAM: 04C7 ; ar0 holds 0x400 in first iteration
IRAM: 04C7 ; ar3 holds 0 in first iteration
                           NX LD
IRAM: 04C7
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04C8
                                           $AXO.L: $AX1.L, @$ARO
IRAM: 04C9
                           MOVAX
                                           $ACCO, $AX1
IRAM: 04CA
                           ADDAX
                                           $ACCO, $AXO
IRAM: 04CB;
                REPEAT Ox17 TIMES
IRAM: 04CB
                           BLOOPI
                                           0x17, loc_4D4
IRAM: 04CD
                                           $AXO.H : $AX1.H, @$ARO
                           NX LD
IRAM: 04CE
                                           $AXO.L : $AX1.L, @$ARO
                           NX LD
                           MOVAX
IRAM: 04CF
                                           $ACC1, $AX1 : @$AR2, $ACO.M
IRAM: 04D0
                           ADDAX'S
                                           $ACC1, $AXO : @$AR2, $ACO.L
IRAM: 04D1
                           NX'LD
                                           $AXO.H : $AX1.H, @$ARO
                           NX'LD
IRAM: 04D2
                                           $AXO.L: $AX1.L, @$ARO
IRAM: 04D3
                           MOVAX'S
                                           $ACCO, $AX1 : @$AR2, $AC1.M
IRAM: 04D4
IRAM: 04D4 loc_4D4:
                                                     ; CODE XREF: mix_buffers+471j
IRAM: 04D4
                           ADDAXIS
                                           $ACCO, $AXO : @$AR2, $AC1.L
IRAM: 04D5 :
                BLOOPI END
IRAM: 04D5
                           NXILD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04D6
                           NX LD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: 04D7
                           MOVAX S
                                           $ACC1, $AX1 : @$AR2, $ACO.M
                                           $ACC1, $AXO : @$AR2, $ACO.L
IRAM: 04D8
                           ADDAX S
IRAM: 04D9
                           SRRI
                                           @$AR2, $AC1.M
IRAM: 04DA
IRAM: 04DA loc_4DA:
                                                     ; CODE XREF: mix_buffers+261j
IRAM: 04DA
                           SRRI
                                           @$AR2, $AC1.L
IRAM: 04DB ; BLOOPI END
IRAM: 04DB
                           NXTLD
                                           $AXO.H : $AX1.H, @$ARO
IRAM: 04DC
                           NXILD
                                           $AXO.L : $AX1.L, @$ARO
IRAM: 04DD
                           MOVAX
                                           $ACCO, $AX1
```

```
IRAM: 04DE
                                        $ACCO, $AXO
                          ADDAX
IRAM: 04DF
                          BLOOPI
                                        0x17, loc_4E8
IRAM: 04E1
                         NX LD
                                         $AXO.H : $AX1.H, @$ARO
IRAM: 04E2
                         NX'LD
                                         $AXO.L: $AX1.L, @$ARO
IRAM: 04E3
                         MOVAX'S
                                         $ACC1, $AX1 : @$AR2, $ACO.M
IRAM: 04E4
                          ADDAX'S
                                         $ACC1, $AXO : @$AR2, $ACO.L
IRAM: 04E5
                          NX'LD
                                         $AXO.H : $AX1.H, @$ARO
IRAM: 04E6
                          NX'LD
                                         $AXO.L : $AX1.L, @$ARO
IRAM: 04E7
                          MOVAX S
                                         $ACCO, $AX1 : @$AR2, $AC1.M
IRAM: 04E8
IRAM: 04E8 loc_4E8:
                                                  ; CODE XREF: mix_buffers+5B1j
IRAM: 04E8
                          ADDAX S
                                         $ACCO, $AXO : @$AR2, $AC1.L
IRAM: 04E9
                          NX'LD
                                         $AXO.H : $AX1.H, @$ARO
IRAM: 04EA
                          NX LD
                                         $AXO.L : $AX1.L, @$ARO
                          MOVAX S
IRAM: 04EB
                                         $ACC1, $AX1 : @$AR2, $ACO.M
                                         $ACC1, $AXO : @$AR2, $ACO.L
IRAM: 04EC
                          ADDAX'S
IRAM: 04ED
                          SRRI
                                         @$AR2, $AC1.M
IRAM: 04EE
                                         @$AR2, $AC1.L
                          SRRI
IRAM: 04EF; restore command stream pointer
IRAM: 04EF
                          MRR
                                         $ARO, $IX1
IRAM: 04F0
                          RET
   And pseudocode is
void mix_buffers(u16* &command_stream, u16* const buffer) {
    // buffer in IX2
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    u16* dspaddr = buffer;
    dma_to_dmem(dspaddr, mmaddr, 0xc0);
    wait_for_dma_finish();
    u16* buffer_0_3, buffer_0_2 = 0; // AR3/AR2
    u16* _buffer; // ARO
    for (int i = 0; i < 9; i++) {
         _buffer = dspaddr;
        // start DMA for next section
        mmaddr += 0xc0;
        dspaddr += 0x60;
        dma_to_dmem(dspaddr, mmaddr, 0xc0);
        // process current section
        for (int j = 0; j < 0x30; j++) {
             *(u32*)buffer_0 += *(u32*)_buffer;
             _buffer += 2;
             buffer_0 += 2;
        }
    }
    // process last section
    for (int j = 0; j < 0x30; j++) {
         *(u32*)buffer_0 += *(u32*)_buffer;
         _buffer += 2;
        buffer_0 += 2;
```

```
}
```

## **2.1.6** Command 0x6

Command 6 simply transfers the buffer at 0x0 back to main memory. The assembly is

```
IRAM: 0165 command_6:
                                                     ; DATA XREF: IRAM: command_jump_table to
IRAM: 0165
                           CLR
                                           $ACCO
IRAM: 0166
                           SET16
IRAM: 0167 DMA 0x780 bytes from DSP DMEM[0] to main mem address from command stream
IRAM: 0167
                           LRRI
                                           $ACO.M, @$ARO
IRAM: 0168
                           LRRI
                                           $ACO.L, @$ARO
IRAM: 0169
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 016A
                           SRS
                                           DMAMMADDRL, $ACO.L
IRAM: 016B
                                           DMADSPADDR, 0
                           SI
IRAM: 016D
                           SI
                                           DMAControl, 1
IRAM: 016F
                           SI
                                           DMALength, 0x780
IRAM: 0171
                           CALL
                                           wait_for_dma_finish_0
IRAM: 0173
                                           receive_command
IRAM: 0173 ; End of function command_6
   And pseudocode is
void command_6(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_dmem_to_mmem(mmaddr, 0, 0x780);
    wait_for_dma_finish();
}
```

# 2.1.7 Command 0x7

clears out 0x140 word section at 0x0000, DMAs 0x140 words of data from main memory to 0xe44 and copies it over to 0x0140 and 0x280, completely filling the buffer at 0x0000.

Assembly for this command is

```
command_7:
                                           ; DATA XREF: IRAM:command_jump_tableto
IRAM: 0574
                                            $ACCO
                            CLR
IRAM: 0575
                            CLR L
                                            $ACC1: $ACO.M, @$ARO
IRAM: 0576
                            SET16 L
                                            $ACO.L : Q$ARO
IRAM: 0577 ; DMA 0x20 bytes from mmaddr read from command stream to buffer at 0xe44
                                            DMAMMADDRH, $ACO.M
IRAM: 0577
                            SRS
IRAM: 0578
                                            DMAMMADDRL, $ACO.L
                            SRS
IRAM: 0579
                            SI
                                            DMADSPADDR, 0xE44
IRAM: 057B
                            SI
                                            DMAControl, 0
IRAM: 057D
                                            $ACC1
                            CLR
IRAM: 057E
                            LRIS
                                            $AC1.L, 0x20
IRAM: 057F
                                            DMALength, $AC1.L
                            SRS
IRAM: 0580; mmaddr += 0x20
IRAM: 0580
                            ADD
                                            $ACCO, $ACC1
IRAM: 0581 ; save command_stream pointer
IRAM: 0581
                                            $IXO, $ARO
                           MRR
IRAM: 0582
                            LR.I
                                            $ARO, 0x280
IRAM: 0584
                            LRI
                                            $AR1, 0
IRAM: 0586
                            LRI
                                            $AR2, 0x140
```

```
IRAM: 0588
                                          $AR3, 0xE44
                          LRI
IRAM: 058A
                          LRIS
                                          $AXO.H, O
IRAM: 058B; wait for DMA to finish
IRAM: 058B
IRAM: 058B loc_58B:
                                                   ; CODE XREF: command_7+1A1j
IRAM: 058B
                          LRS
                                          $AC1.M, DMAControl
IRAM: 058C
                                          $AC1.M, 4
                          ANDF
IRAM: 058E
                          JLNZ
                                          loc_58B
IRAM: 0590 ; DMA 0x260 bytes from mmaddr to 0xe54 (contiguous with previous section)
IRAM: 0590
                                         DMAMMADDRH, $ACO.M
                          SRS
IRAM: 0591
                          SRS
                                         DMAMMADDRL, $ACO.L
IRAM: 0592
                          SI
                                         DMADSPADDR, 0xE54
IRAM: 0594
                          SI
                                         DMAControl, 0
IRAM: 0596
                          SI
                                         DMALength, 0x260
IRAM: 0598
                          LRI
                                         $AC1.M, OxAO
IRAM: 059A
IRAM: 059B; REPEAT OxaO = 160 TIMES
IRAM: 059B ; initially:
IRAM: 059B; ARO-AR3: sections in Ox3cO buffer at Ox0000
IRAM: 059B ; ARO = 0x280
IRAM: 059B ; AR1 = 0
IRAM: 059B; AR2 = 0x140
IRAM: 059B; AR3 = 0xe44 // buffered data
IRAM: 059B
                                         $AC1.M, loc_5A4
                          BLOOP
                                         $ACO.M, @$AR3
IRAM: 059D
                          LRRI
IRAM: 059E; clear out section at 0x280
IRAM: 059E; copy words from 0xe44 to 0x000 and 0x140
IRAM: 059E
                          SRRI
                                          @$ARO, $AXO.H
IRAM: 059F
                          LRRI
                                          $ACO.L, @$AR3
IRAM: 05A0
                          SRRI
                                          C$ARO, $AXO.H
IRAM: 05A1
                          SRRI
                                          @$AR2, $ACO.M
IRAM: 05A2
                          SRRI
                                          @$AR2, $ACO.L
IRAM: 05A3
                          SRRI
                                          @$AR1, $ACO.M
IRAM: 05A4
IRAM: 05A4 loc_5A4:
                                                   ; CODE XREF: command_7+27ti
IRAM: 05A4
                          SRRI
                                          @$AR1, $ACO.L
IRAM: 05A5 ; BLOOP END
IRAM: 05A5
IRAM: 05A5 ; restore command_stream pointer
IRAM: 05A5
                          MRR
                                          $ARO, $IXO
IRAM: 05A6
                          JMP
                                         receive_command
   Pseudocode is
void command_7(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    // start transfer for short section
    dma_to_dmem(0xe44, mmaddr, 0x20);
    mmaddr += 0x20;
    wait_for_dma_finish();
    // start transfer for rest to process data while DMA is running
    dma_to_dmem(0xe54, mmaddr, 0x260);
    memset(0x280, 0, 0x140); // words
    memcpy(0, 0xe44, 0x140); // words
```

```
memcpy(0x140, 0xe44, 0x140); // words
```

#### 2.1.8 Command 0x8

This command is very confusing, since there is either a bug in the UCode or in dolphin and the doc by Duddie. The command saves a main memory address in AX1, then later uses LD extended opcodes to load values into AX1 from the COEF region in memory for some calculation. At the end, it should restore the main memory address, and DMA data to main memory. If dolphin and the doc by Duddie are correct though, this DMA will happen to a pretty random address. I assume there is an error in the way that they describe that the LD etended opcode should happen.

The assembly for this command is

```
command_8:
                                           ; DATA XREF: IRAM: command_jump_table to
IRAM: 0B37
                            SET16
IRAM: 0B38
                            CLR
                                            $ACCO
IRAM: OB39; read mmaddr from command stream
IRAM: 0B39 ; DMA Ox100 bytes to Oxe80 from mmaddr
IRAM: 0B39
                            CLR'L
                                            $ACC1: $ACO.M, @$ARO
IRAM: OB3A
                                            $ACO.L, @$ARO
                            LRRI
IRAM: OB3B
                            SRS
                                            DMAMMADDRH, $ACO.M
IRAM: OB3C
                            SRS
                                            DMAMMADDRL, $ACO.L
IRAM: OB3D
                                            DMADSPADDR, 0xE80
                            SI
IRAM: OB3F
                            SI
                                            DMAControl, 0
IRAM: 0B41
                                            DMALength, 0x100
                            SI
IRAM: OB43; save mmaddr in AX1
IRAM: 0B43
                            MR.R.
                                            $AX1.H, $ACO.M
IRAM: 0B44
                                            $AX1.L, $ACO.L
                            MRR
IRAM: 0B45
                                            $ACCO
                            CLR
IRAM: 0B46 ; wait for DMA to finish
IRAM: 0B46
IRAM: 0B46 loc_B46:
                                                      ; CODE XREF: IRAM: OB49↓j
IRAM: 0B46
                                            $ACO.M, DMAControl
                            LRS
IRAM: 0B47
                                            $ACO.M, 4
                            ANDF
IRAM: 0B49
                            JLNZ
                                            loc_B46
IRAM: OB4B; read another mmaddr from command stream and DMA 0x280 bytes to 0x280
IRAM: OB4B
                            LRRI
                                            $ACO.M, @$ARO
IRAM: OB4C
                            LRRI
                                            $ACO.L, @$ARO
IRAM: OB4D
                                            DMAMMADDRH, $ACO.M
                            SRS
IRAM: OB4E
                            SRS
                                            DMAMMADDRL, $ACO.L
IRAM: OB4F
                                            DMADSPADDR, 0x280
                            SI
IRAM: 0B51
                            SI
                                            DMAControl, 0
IRAM: 0B53
                            SI
                                            DMALength, 0x280
IRAM: 0B55; save command stream pointer
IRAM: 0B55
                            MRR
                                            $IXO, $ARO
IRAM: 0B56; ar0: data_ptr, pointer to DMAd data
IRAM: 0B56
                                            $ARO, 0x280
                            LRI
IRAM: 0B58
                            LR
                                            $AR1, byte_E1B; written to in main_entry (0xe80)
IRAM: \overline{OB5A} ; IX1 = 0
IRAM: OB5A; WR1 = Ox7f
IRAM: OB5A; AR2 = OxfOO
IRAM: OB5A; IX3 = AR3 = Ox16b4 (in DSP_COEF)
IRAM: OB5A ; AR1: buffer_f00, wrap every 0x80 bytes
IRAM: OB5A ; AR3: coef
IRAM: OB5A
                            LRI
                                            $IX1, 0
IRAM: OB5C
                                            $WR1, Ox7F
                            LRI
```

```
IRAM: OB5E
                                          $AR2, 0xF00
                           LRI
IRAM: 0B60
                                          $AR3, 0x16B4
                           LRI
IRAM: 0B62
                                          $IX3, $AR3
                           MRR
IRAM: 0B63
                           CLR
                                           $ACCO
IRAM: OB64; wait for DMA to finish
IRAM: 0B64
IRAM: 0B64 loc_B64:
                                                    ; CODE XREF: IRAM: OB67↓j
IRAM: 0B64
                           LRS
                                           $ACO.M, DMAControl
IRAM: 0B65
                           ANDF
                                           $ACO.M, 4
IRAM: 0B67
                           JLNZ
                                          loc_B64
IRAM: 0B69
                           SET40
IRAM: 0B6A; u32 data = *(u32*)data_ptr++;
IRAM: OB6A
                           M2 L
                                          $AC1.M : @$ARO
IRAM: OB6B
                           CLR15'L
                                          $AC1.L : ©$ARO
IRAM: OB6C
                           LSL16
                                           $ACC1
IRAM: OB6D; *ptr_E1B = data.lo
IRAM: OB6D
                                           @$AR1, $AC1.M
IRAM: OB6E; AXO.H = AX1.L = *coef++
IRAM: OB6E
                           CLRP LD
                                          $AXO.H : $AX1.L, @$AR3
IRAM: OB6F; prod = 0
IRAM: OB6F
                           T.OOPT
                                          0x7E
IRAM: OB70 ; WHAT IS AXO.L INITIALLY??
IRAM: 0B70
IRAM: 0B70 ; repeat 0x7e:
IRAM: OB70; prod += AXO.L * AXO.H
IRAM: OB70; AXO.H = AX1.L = *coef++
IRAM: OB70 MADD LD
                                          $AXO.L, $AXO.H: $AXO.H, $AX1.L, @$AR3; REPEAT Ox7e = 12
IRAM: 0B70
                         MADD'LD
IRAM: OB71; prod \leftarrow AXO.L * AXO.H
IRAM: OB71; AXO.H = AX1.L = *coef
IRAM: 0B71; coef += 0x16b4 (this doesn't matter because ar3 is reloaded after this)
IRAM: 0B71
                           MADD'LDN
                                          $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: OB72; acO = prod + AXO.L * AXO.H
IRAM: 0B72; ac1.ml = *(u32*)data_ptr++
IRAM: 0B72
                           MADD'L
                                           $AXO.L, $AXO.H : $AC1.M, @$ARO
IRAM: 0B73
                                          $ACCO: $AC1.L, @$ARO
                           MOVP L
IRAM: 0B74 ; ac1 <<= 16
IRAM: \overline{O}B74; *buffer_f00++ = ac0.m
IRAM: 0B74
                           LSL16'S
                                           $ACC1 : @$AR2, $ACO.M
IRAM: 0B75
                                          @$AR1, $AC1.M
IRAM: OB76; REPEAT Ox9e = 158 TIMES
IRAM: OB76
                           BLOOPI
                                          0x9E, loc_B80
IRAM: OB78; coef = 0x16b4
IRAM: 0B78
                                           $AR3, $IX3
IRAM: 0B79 ; same thing as before
IRAM: 0B79
                          CLRP LD
                                           $AXO.H : $AX1.L, @$AR3
IRAM: OB7A
                           LOOPI
IRAM: 0B7B
                           MADDILD
                                           $AXO.L, $AXO.H: $AXO.H, $AX1.L, @$AR3
IRAM: OB7C
                           MADD'LDN
                                           $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: OB7D
                           MADD'L
                                           $AXO.L, $AXO.H : $AC1.M, @$ARO
IRAM: OB7E
                           MOVP'L
                                           $ACCO: $AC1.L, @$ARO
IRAM: OB7F
                                           $ACC1 : @$AR2, $ACO.M
                           LSL16 'S
IRAM: 0B80
                           SRR
                                           @$AR1, $AC1.M
IRAM: OB81 ; BLOOPI END
IRAM: 0B81
                           MRR
                                           $AR3, $IX3
IRAM: 0B82; restore coef = 0x16b4
IRAM: 0B82; same thing as before
IRAM: 0B82
                        CLRP'LD
                                           $AXO.H : $AX1.L, @$AR3
IRAM: 0B83
                           LOOPI
```

```
MADD LD
IRAM:0B84
                                         $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: 0B85
                                            ; command_3+17C†r
                          MADDILDN
IRAM: 0B85
                                          $AXO.L, $AXO.H : $AXO.H, $AX1.L, @$AR3
IRAM: 0B86
                                          $AXO.L, $AXO.H
                          MADD
IRAM: 0B87
                          MOVP
                                          $ACCO
IRAM:0B88
                          SRRI
                                          @$AR2, $ACO.M
IRAM: OB89; store end of OxfOO buffer to e1b
IRAM: 0B89
                          SR
                                         byte_E1B, $AR1
IRAM: 0B8B
                                          $ARO, 0x280
                          LRI
IRAM: 0B8D
                                         $AR3, 0xF00
                          LRI
IRAM: OBSF
                                         $AR1, 0
                          LRI
IRAM: 0B91
                                         $AR2, 0x140
                          LRI
IRAM:0B93
                          LRI
                                          $WR1, OxFFFF
IRAM:0B95
                                         $ACC1
                          CLR
IRAM: 0B96
                                          $ACCO
                          CLR
IRAM: 0B97
                          SET40
IRAM: 0B98 REPEAT 0xa0 = 160 TIMES
IRAM: 0B98
                          BLOOPI
                                         OxAO, loc_BAO
IRAM: OB9A; ac1.ml = EXTS16(*buffer_f00++)
IRAM: OB9A : *buffer_280++ = 0
IRAM: 0B9A : *buffer_280++ = 0
IRAM: OB9A
                                         $AC1.M, @$AR3
                          LRRI
IRAM: 0B9B
                                         $ACC1: @$ARO, $ACO.M
                          ASR16 S
IRAM: OB9C
                          SRRI
                                         @$ARO, $ACO.M
IRAM: OB9D ; store ac1.ml to *buffer_0++, *buffer_0++
IRAM: OB9D
                                         @$AR1, $AC1.M
                          SRRI
IRAM: OB9E
                          NEG'S
                                          $ACC1 : @$AR1, $AC1.L
IRAM: OB9F; store -ac1.ml to *buffer_140++, *buffer_140++
IRAM: OB9F
                          SRRI
                                          @$AR2, $AC1.M
IRAM: OBAO
                          SRRI
                                          @$AR2, $AC1.L
IRAM: OBA1 ; BLOOPI END
IRAM: OBA1
                          SET16
IRAM: OBA2 ; restore mmaddr
IRAM: OBA2
                                          $ACO.M, $AX1.H
                          MRR
IRAM: OBA3
                          MRR
                                         $ACO.L, $AX1.L
IRAM: OBA4 ; DMA DMEM Oxe80 back to main memory
IRAM: OBA4
                       SRS
                                         DMAMMADDRH, $ACO.M
IRAM: OBA5
                                         DMAMMADDRL, $ACO.L
                          SRS
IRAM: OBA6
IRAM: OBA6 loc_BA6:
                                                   ; DATA XREF: command_2+2A†r
IRAM: OBA6
                                                   ; command_3+165†r
IRAM: OBA6
                          SI
                                         DMADSPADDR, 0xE80
IRAM: OBA8
IRAM: OBAS DMEM_BAS:
                                                   ; DATA XREF: command_2+2Ctr
IRAM: OBA8
                                                   ; command_3+167†r
IRAM: OBA8
                          SI
                                         DMAControl, 1
IRAM: OBAA
                          SI
                                         DMALength, 0x100
IRAM: OBAC
                          CALL
                                         wait_for_dma_finish_0
IRAM: OBAE ; restore command_stream pointer
IRAM: OBAE
                          MRR
                                         $ARO, $IXO
IRAM: OBAF
                          JMP
                                         receive_comman
   Pseudocode is
extern u16* data_E1B;
void command_8(u16* &command_stream) {
```

```
u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
dma_to_dmem(0xe80, mmaddr, 0x100);
wait_for_dma_finish();
mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
dma_to_dmem(0x280, mmaddr, 0x280);
wait_for_dma_finish();
u16* buffer_280 = 0x280;
u16* const ptr_E1B = data_E1B; // set by main_entry to 0xe80
u16* buffer_f00 = 0xf00;
buffer_280++;
*ptr_E1B = *buffer_280;
// first and last iterations are unrolled in assembly
for (int i = 0; i < 0xa0; i++) {
    u16* coef = 0x16b4; // in DSP_COEF memory region
    i16 current_coef = *coef++;
    i64 prod = 0;
    for (int j = 0; j < 0x7f; j++) {
        prod += current_coef * current_coef;
        current_coef = *coef++;
    }
    *buffer_f00++ = prod >> 16;
    buffer_280++;
    *ptr_E1B = *buffer_280++;
*ptr_E1B = buffer_f00;
buffer_280 = 0x280;
buffer_f00 = 0xf00;
u16* buffer_140 = 0x140;
u16* buffer_000 = 0x000;
i32 value;
for (int i = 0; i < 0xa0; i++) {
    value = EXTS16(*buffer_f00++);
    *(u32*)buffer_280++ = 0;
                               // increment by 2 as well
    *(u32*)buffer_000++ = value; // increment by 2 as well
    *(u32*)buffer_140++ = -value; // increment by 2 as well
}
dma_dmem_to_mmem(mmadr, 0xe80, 0x100);
wait_for_dma_finish();
```

}

## 2.1.9 Command Oxa - Oxc

These commands immediately return on call.

#### 2.1.10 Command 0xd

This command loads a new command stream to DMEM and resets the command\_stream pointer.

```
IRAM: 01A9 command_d:
                                                    ; DATA XREF: IRAM:command_jump_table↓o
IRAM: 01A9
                          SET16'L
                                          $ACO.M : @$ARO
IRAM: 01AA ; load main memory address and length from command stream
IRAM: O1AA
                          CLR'L
                                          $ACC1: $ACO.L, @$ARO
IRAM: 01AB
                          LRRI
                                          $AC1.M, @$ARO
IRAM: 01AC; DMA to command stream address
IRAM: 01AC
                          SRS
                                          DMAMMADDRH, $ACO.M
IRAM: 01AD
                          SRS
                                          DMAMMADDRL, $ACO.L
IRAM: 01AE
                                          DMADSPADDR, 0xC00
                          SI
IRAM: 01B0
                          SI
                                          DMAControl, 0
IRAM: 01B2
                          ADDIS
                                          $AC1.M, 3
IRAM: 01B3
                          ANDI
                                          $AC1.M, OxFFFO
IRAM: 01B5; round to 16 byte blocks
IRAM: 01B5 ; DMALen = (len_from_stream + 3) & Oxfff0
IRAM: 01B5
                          SRS
                                         DMALength, $AC1.M
IRAM: 01B6
                          CALL
                                          wait_for_dma_finish_0
IRAM: 01B8
                                          $ARO, OxCOO
                          T.R.T
IRAM: 01BA
                          JMP
                                          receive_command
   Pseudocode for this could be
void command_d(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;
    u16 len = *command_stream++;
    dma_to_dmem(0xc00, mmaddr, (len + 3) & 0xfff0);
    wait_for_dma_finish();
    command_stream = 0xc00;
}
```

# 2.1.11 Command 0xe

This command DMAs the buffer section at 0x280 to main mem, and then procedurally combines the data from the buffer section at 0x0 and 0x140 and sends that to another main memory address.

Assembly is

```
IRAM: 043B command_e:
                                                      ; DATA XREF: IRAM:command_jump_table to
IRAM: 043B
                            CLR15
IRAM: 043C
                            M2
IRAM: 043D
                           CLR
                                            $ACCO
IRAM: 043E; read mmaddr from command stream and DMA 0x280 bytes from 0x280
IRAM: 043E
                           CLR'L
                                            $ACC1 : $ACO.M, @$ARO
IRAM: 043F
                                            $AC1.M, @$ARO
                            LRRI
IRAM: 0440
                            SRS
                                            DMAMMADDRH, $ACO.M
                                            DMAMMADDRL, $AC1.M
IRAM: 0441
                            SRS
IRAM: 0442
                            SI
                                            DMADSPADDR, 0x280
IRAM: 0444
                            SI
                                            DMAControl, 1
IRAM: 0446
                            SI
                                            DMALength, 0x280
```

```
IRAM: 0448 ; load mmaddr AXO.HL from command stream
IRAM: 0448
                           SET40 L
                                           $AXO.H : @$ARO
IRAM: 0449
                                           $ACCO: $AXO.L, @$ARO
                           CLR'L
IRAM: 044A
                           LRI
                                           $AR1, 0x400 ; u16* buffer_400
IRAM: 044C
                           LRI
                                           $AR3, 0 ; u16* buffer_0
IRAM: 044E
                           LRI
                                           $AR2, 0x140 ; u16* buffer_140
IRAM: 0450
                                           $AX1.L, 0x80
                           LRI
IRAM: 0452
                                           wait_for_dma_finish_0
                           CALL
IRAM: 0454 ; REPEAT 5 TIMES
IRAM: 0454
                           BLOOPI
                                           5, loc_46C
IRAM: 0456
                           MRR
                                           $AX1.H, $AR1 ; buffer400_loop_start
IRAM: 0457 ;
               REPEAT 0x20 TIMES
IRAM: 0457
                           BLOOPI
                                           0x20, loc_45E
IRAM: 0459; ac0.ml = *(u32*)buffer_140++;
IRAM: 0459 ; ac0 <<= 16;
IRAM: 0459; ac1.ml = *(u32*)buffer_0++;
IRAM: 0459 ; ac1 <<= 16;
IRAM: 0459; *buffer_400++ = ac0.m
IRAM: 0459; *buffer_400++ = ac1.m
IRAM: 0459
                           CLR'L
                                           $ACC1: $ACO.M, @$AR2
IRAM: 045A
                           LRRI
                                           $ACO.L, @$AR2
IRAM: 045B
                           LSL16'L
                                           $ACCO: $AC1.M, @$AR3
IRAM: 045C
                           LRRI
                                           $AC1.L, @$AR3
IRAM: 045D
                           LSL16 S
                                           $ACC1 : Q$AR1, $ACO.M
IRAM: 045E
IRAM: 045E loc_45E:
                                                     ; CODE XREF: command_e+1Cfj
                                           $ACCO : @$AR1, $AC1.M
IRAM: 045E
                           CLR'S
IRAM: 045F ;
                BLOOPI END
IRAM: 045F
                                           $ACC1
                           CLR
IRAM: 0460
                                           $ACCO, $AXO ; mmaddr
                           MOVAX
IRAM: 0461
                           SRS
                                           DMAMMADDRH, $ACO.M
IRAM: 0462
                                           DMAMMADDRL, $ACO.L
                           SRS
IRAM: 0463
                                           $AC1.M, $AX1.H; buffer400_loop_start
                           MRR
IRAM: 0464
                                           DMADSPADDR, $AC1.M
                           SRS
IRAM: 0465
                                           $AC1.M, 1
                           LRIS
IRAM: 0466
                           SRS
                                           DMAControl, $AC1.M
IRAM: 0467
                                           $AC1.M, $AX1.L
                           MRR
IRAM: 0468
                           SRS
                                           DMALength, $AC1.M
IRAM: 0469
                                           $ACCO, $AX1.L ; 0x80
                           ADDAXL
IRAM: 046A
                                           AXO.H, ACO.M; mmaddr += 0x80
                           MR.R.
                                           $AXO.L, $ACO.L
IRAM: 046B
                           MRR
IRAM: 046C
IRAM: 046C loc_46C:
                                                    ; CODE XREF: command_e+191j
IRAM: 046C
                           CL.R.
                                           $ACCO
IRAM: 046D ; BLOOPI END
IRAM: 046D
                                                     ; CODE XREF: command_e+351j
IRAM: 046D cmde_wait_for_dma_finish:
IRAM: 046D
                                           $ACO.M, DMAControl
                           LRS.
IRAM: 046E
                           ANDF
                                           $ACO.M, 4
IRAM: 0470
                           JLNZ
                                           cmde_wait_for_dma_finish
IRAM: 0472
                           JMP
                                           receive_command
IRAM: 0472 ; End of function command_e
   Pseudocode for this could be
void command_e(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
```

```
dma_dmem_to_mmem(mmaddr, 0x280, 0x280);
    wait_for_dma_finish();
    mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    u16* buffer_400 = 0x400;
    u16* buffer_0 = 0x0;
    u16* buffer_140 = 0x140;
    for (int i = 0; i < 5; i++) {
        u16* buffer_400_loop_start = buffer_400;
        for (int j = 0; j < 0x20; j++) {
            u32 data_140 = ((*buffer_140++) << 16) | *buffer_140++;
            u32 data_0 = ((*buffer_0++) << 16) | *buffer_0++;
            *buffer_400++ = (u16)data_140; // only bottom bits
            *buffer_400++ = (u16)data_0; // only bottom bits
        dma_dmem_to_mmem(mmaddr, buffer_400_loop_start, 0x80);
        mmaddr += 0x80;
    }
    wait_for_dma_finish();
}
```

#### 2.1.12 Command 0xf

# 2.1.13 Command 0x10

# 2.1.14 Command 0x11

The same as command 0x7, except now 0x0 receives the negative 32-bit values from the buffer that is transferred, whereas 0x140 still gets the positive values.

```
IRAM: 0175 command_11:
                                                      ; DATA XREF: IRAM:command_jump_table to
IRAM: 0175
                            CLR
                                            $ACCO
IRAM: 0176
                            CLR'L
                                            $ACC1 : $ACO.M, @$ARO
IRAM: 0177
                           SET16'L
                                            $ACO.L : @$ARO
IRAM: 0178; DMA 0x20 bytes to 0xe44 from main memory address from command stream
IRAM: 0178
                                            DMAMMADDRH, $ACO.M
IRAM: 0179
                            SRS
                                            DMAMMADDRL, $ACO.L
IRAM: 017A
                            SI
                                            DMADSPADDR, 0xE44
IRAM: 017C
                            SI
                                            DMAControl, 0
IRAM: 017E
                                            $ACC1
                            CLR
IRAM: 017F
                           LRIS
                                            $AC1.L, 0x20
IRAM: 0180
                           SRS
                                            DMALength, $AC1.L
IRAM: 0181; ac0 = mmaddr + 0x20
                                            $ACCO, $ACC1
IRAM: 0181
                           ADD
IRAM:0182 ; save command stream pointer
IRAM: 0182
                                            $IXO, $ARO
                           MR.R.
IRAM: 0183; ar0: dest280 = 0x280
IRAM: 0183 ; ar1 = 0
IRAM: 0183; ar2: dest140 = 0x140
IRAM: 0183 ; ar3: srce44 = 0xe44
IRAM: 0183
                                            $ARO, 0x280
                            LRI
IRAM: 0185
                           LRI
                                            $AR1, 0
IRAM: 0187
                           T.R.T
                                            $AR2, 0x140
IRAM: 0189
                           LRI
                                            $AR3, 0xE44
```

```
IRAM: 018B
                                         $AXO.H, O
                          LRIS
IRAM: 018C
IRAM: 018C ; cmd11_wait_for_dma_finish:
                                                     ; CODE XREF: command_11+1A 1 j
IRAM: 018C
                                         $AC1.M, DMAControl
IRAM: 018D
                          ANDF
                                         $AC1.M, 4
IRAM: 018F
                          JLNZ
                                         cmd11_wait_for_dma_finish
IRAM: 0191 ; DMA 0x260 bytes from mmaddr + 0x20 to DSP DMEM 0xe54 (contiguous)
IRAM: 0191
                          SRS
                                         DMAMMADDRH, $ACO.M
IRAM: 0192
                          SRS
                                         DMAMMADDRL, $ACO.L
IRAM: 0193
                          SI
                                         DMADSPADDR, 0xE54
IRAM: 0195
                          SI
                                         DMAControl, 0
IRAM: 0197
                          SI
                                         DMALength, 0x260
IRAM: 0199
                          LRI
                                         $AC1.M, OxAO
IRAM: 019B
                          SET40
IRAM: 019C; REPEAT 0xa0 = 160 TIMES
IRAM: 019C
                                         $AC1.M, loc_1A5
                         BLOOP
IRAM: 019E; ac0.ml = *(u32*)srce44++
IRAM: 019E
                                         $ACO.M, @$AR3
                          LRRI
IRAM: 019F; *dest280++ = 0
IRAM: 019F
                                         @$ARO, $AXO.H
                          SRRI
IRAM: 01AO
                          LRRI
                                          $ACO.L, @$AR3
IRAM: 01A1; *dest280++ = 0
IRAM: 01A1
                                         @$ARO, $AXO.H
IRAM: 01A2; *dest140++ = ac0.ml
IRAM: 01A2
                                          @$AR2, $ACO.M
                          SR.R.T
IRAM: 01A3
                                          $ACCO: @$AR2, $ACO.L
                          NEG'S
IRAM: 01A4; *dest0++ = -ac0.ml
IRAM: 01A4
                          SRRI
                                         @$AR1, $ACO.M
IRAM: 01A5
IRAM: 01A5 loc_1A5:
                                                   ; CODE XREF: command_11+27fj
IRAM: 01A5
                          SRRI
                                          @$AR1, $ACO.L
IRAM: 01A6 ; BLOOP END
IRAM: 01A6
IRAM: 01A6; restore command stream pointer
IRAM: 01A6
                                         $ARO, $IXO
IRAM: 01A7
                          JMP
                                         receive_command
   Pseudocode for this could be
void command_11(u16* &command_stream) {
    u32 mmaddr = ((*command_stream++) << 16) | *command_stream++;</pre>
    dma_to_dmem(0xe44, mmaddr, 0x20);
    mmaddr += 0x20;
    wait_for_dma_finish();
    u16* buffer_e44 = 0xe44;
    u16* buffer_280 = 0x280;
    u16* buffer_0
                    = 0x0;
    u16* buffer_140 = 0x140;
    // DMA rest of the data to process in parallel
    dma_to_dmem(0xe54, mmaddr, 0x60);
    for (int i = 0; i < 0xa0; i++) {
         u32 data_e44 = *(u32*)buffer_e44;
```

```
buffer_e44 += 2;
    *(u32*)buffer_140 = data_e44;
buffer_140 += 2;
    *(u32*)buffer_0 = -data_e44;
buffer_0 += 2;
}
// does not wait for DMA to finish (seems like a bad idea)
}
```