Chapter 12 Instruction Set

This chapter lists the PowerPC instruction set in alphabetical order by mnemonic. Note that each entry includes the instruction formats and a quick reference 'legend' that provides such information as the level(s) of the PowerPC architecture in which the instruction may be found—user instruction set architecture (UISA), virtual environment architecture (VEA), and operating environment architecture (OEA); and the privilege level of the instruction—user- or supervisor-level (an instruction is assumed to be user-level unless the legend specifies that it is supervisor-level); and the instruction formats. The format diagrams show, horizontally, all valid combinations of instruction fields; for a graphical representation of these instruction formats.

A description of the instruction fields and pseudocode conventions are also provided.

NOTE: The architecture specification refers to user-level and supervisor-level as problem state and privileged state, respectively.

12.1 Instruction Formats

Instructions are four bytes long and word-aligned, so when instruction addresses are presented to the processor (as in branch instructions) the two low-order bits are ignored. Similarly, whenever the processor develops an instruction address, its two low-order bits are zero.

Bits 0–5 always specify the primary opcode. Many instructions also have an extended opcode. The remaining bits of the instruction contain one or more fields for the different instruction formats.

Some instruction fields are reserved, or must contain a predefined value as shown in the individual instruction layouts. If a reserved field does not have all bits cleared, or if a field that must contain a particular value does not contain that value, the instruction form is invalid and the results are described in Chapter 4, "Addressing Modes and Instruction Set Summary" in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Within the instruction format diagram the instruction operation code and extended operation code (if extended form) are specified in decimal. These fields have been converted to hexadecimal and are shown on line two for each instruction definition.

12.1.1 Split-Field Notation

Some instruction fields occupy more than one contiguous sequence of bits or occupy a contiguous sequence of bits used in permuted order. Such a field is called a split field. Split fields that represent the concatenation of the sequences from left to right are shown in lowercase letters. These split fields—spr and tbr—are described in Table 12-1.

Field	Description
spr (11–20)	This field is used to specify a special-purpose register for the mtspr and mfspr instructions. The encoding is described in Section 4.4.2.2, "Move to/from Special-Purpose Register Instructions (OEA)", in the <i>PowerPC Microprocessor Family: The Programming Environments</i> manual.
tbr (11–20)	This field is used to specify either the time base lower (TBL) or time base upper (TBU).

12.1.2 Instruction Fields

Table 12-2 describes the instruction fields used in the various instruction formats.

Table 12-2. Instruction Syntax Conventions

Field	Description
AA (30)	Absolute address bit. O The immediate field represents an address relative to the current instruction address (CIA). (For more information on the CIA, see Table 12-3.) The effective (logical) address of the branch is either the sum of the LI field sign-extended to 32 bitsand the address of the branch instruction or the sum of the BD field sign-extended to 32 bits and the address of the branch instruction. The immediate field represents an absolute address. The effective address (EA) of the branch is the LI field sign-extended to 32 bitsor the BD field sign-extended to 32 bits. Note: The LI and BD fields are sign-extended to 32 bits.
BD (16–29)	Immediate field specifying a 14-bit signed two's complement branch displacement that is concatenated on the right with 0b00 and sign-extended to 32 bits.
BI (11–15)	This field is used to specify a bit in the CR to be used as the condition of a branch conditional instruction.
BO (6–10)	This field is used to specify options for the branch conditional instructions. The encoding is described in Section 4.2.4.2, "Conditional Branch Control" in the <i>PowerPC Microprocessor Family: The Programming Environments</i> manual.
crb A (11–15)	This field is used to specify a bit in the CR to be used as a source.
crb B (16–20)	This field is used to specify a bit in the CR to be used as a source.
crb D (6–10)	This field is used to specify a bit in the CR, or in the FPSCR, as the destination of the result of an instruction.
crf D (6–8)	This field is used to specify one of the CR fields, or one of the FPSCR fields, as a destination.
crfS (11-13)	This field is used to specify one of the CR fields, or one of the FPSCR fields, as a source.
CRM (12-19)	This field mask is used to identify the CR fields that are to be updated by the mtcrf instruction.
d (16–31, or 20-31)	Immediate field specifying a signed two's complement integer that is sign-extended to 32 bits.
FM (7-14)	This field mask is used to identify the FPSCR fields that are to be updated by the mtfsf instruction.
frA (11–15)	This field is used to specify an FPR as a source.
frB (16–20)	This field is used to specify an FPR as a source.
frC (21–25)	This field is used to specify an FPR as a source.
frD (6-10)	This field is used to specify an FPR as the destination.
frS (6-10)	This field is used to specify an FPR as a source.
I (17-19, or 22-24)	This field is used to specify a GQR control register that is used by the paired single load or store instructions.
IMM (16–19)	Immediate field used as the data to be placed into a field in the FPSCR.
LI (6–29)	Immediate field specifying a 24-bit signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to 32 bits.

IBM Confidential

Table 12-2. Instruction Syntax Conventions (Continued)

Field	Description			
LK (31)	Link bit. 0 Does not update the link register (LR). 1 Updates the LR. If the instruction is a branch instruction, the address of the instruction following the branch instruction is placed into the LR.			
MB (21–25) and ME (26–30)	These fields are used in rotate instructions to specify a 32-bit mask in the <i>PowerPC Microprocessor Family: The Programming Environments</i> manual.			
NB (16–20)	This field is used to specify the number of bytes to move in an immediate string load or store.			
OE (21)	This field is used for extended arithmetic to enable setting OV and SO in the XER.			
OPCD (0-5)	Primary opcode field			
<i>rA</i> (11–15)	This field is used to specify a GPR to be used as a source or destination.			
<i>rB</i> (16–20)	This field is used to specify a GPR to be used as a source.			
Rc (31)	Record bit. 0 Does not update the condition register (CR). 1 Updates the CR to reflect the result of the operation. For integer instructions, CR bits 0–2 are set to reflect the result as a signed quantity and CR bit 3 receives a copy of the summary overflow bit, XER[SO]. The result as an unsigned quantity or a bit string can be deduced from the EQ bit. For floating-point instructions, CR bits 4–7 are set to reflect floating-point exception, floating-point enabled exception, floating-point invalid operation exception, and floating-point overflow exception. (Note that exceptions are referred to as interrupts in the architecture specification.)			
r D (6–10)	This field is used to specify a GPR to be used as a destination.			
rS (6–10)	This field is used to specify a GPR to be used as a source.			
SH (16–20)	This field is used to specify a shift amount.			
SIMM (16-31)	This immediate field is used to specify a 16-bit signed integer.			
SR (12–15)	This field is used to specify one of the 16 segment registers.			
TO (6–10)	This field is used to specify the conditions on which to trap. The encoding is described in Section 4.2.4.6, "Trap Instructions" iin the <i>PowerPC Microprocessor Family: The Programming Environments</i> manual.			
UIMM (16–31)	This immediate field is used to specify a 16-bit unsigned integer.			
XO (21–30, 22–30, 25-30 or 26–30)	Extended opcode field.			

12.1.3 Notation and Conventions

The operation of some instructions is described by a semiformal language (pseudocode). See Table 12-3 for a list of pseudocode notation and conventions used throughout this chapter

Table 12-3. Notation and Conventions

Notation/Convention	Meaning		
←	Assignment		
←iea	Assignment of an 32-bit instruction effective address.		
7	NOT logical operator		
*	Multiplication		
÷	Division (yielding quotient)		
+	Two's-complement addition		
_	Two's-complement subtraction, unary minus		
=,≠	Equals and Not Equals relations		
<,≤,≥, >,	Signed comparison relations		
. (period)	Update. When used as a character of an instruction mnemonic, a period (.) means that the instruction updates the condition register field.		
С	Carry. When used as a character of an instruction mnemonic, a 'c' indicates a carry out in XER[CA].		
е	Extended Precision. When used as the last character of an instruction mnemonic, an 'e' indicates the use of XER[CA] as an operand in the instruction and records a carry out in XER[CA].		
0	Overflow. When used as a character of an instruction mnemonic, an 'o' indicates the record of an overflow in XER[OV] and CR0[SO] for integer instructions or CR1[SO] for floating-poin instructions.		
<u,>U</u,>	Unsigned comparison relations		
?	Unordered comparison relation		
&,	AND, OR logical operators		
II	Used to describe the concatenation of two values (that is, 010 111 is the same as 010111)		
⊕, ≡	Exclusive-OR, Equivalence logical operators (for example, $(a \equiv b) = (a \oplus \neg b)$)		
0b <i>nnnn</i>	A number expressed in binary format.		
0x <i>nnnn or</i> x'nnnn nnnn'	A number expressed in hexadecimal format.		
(<i>n</i>)x	 The replication of x, n times (that is, x concatenated to itself n – 1 times). (n)0 and (n)1 are special cases. A description of the special cases follows: (n)0 means a field of n bits with each bit equal to 0. Thus (5)0 is equivalent to 0b00000. (n)1 means a field of n bits with each bit equal to 1. Thus (5)1 is equivalent to 0b111111. 		

IBM Confidential

Table 12-3. Notation and Conventions (Continued)

Notation/Convention	Meaning				
(rA 0)	The contents of rA if the rA field has the value 1–31, or the value 0 if the rA field is 0.				
(rX)	The contents of rX				
x[n]	n is a bit or field within x, where x is a register				
x ⁿ	x is raised to the nth power				
ABS(x)	Absolute value of x				
CEIL(x)	Least integer x				
Characterization	Reference to the setting of status bits in a standard way that is explained in the text.				
CIA	Current instruction address. The 32-bit address of the instruction being described by a sequence of pseudocode. Used by relative branches to set the next instruction address (NIA) and by branch instructions with LK = 1 to set the link register. Does not correspond to any architected register.				
Clear	Clear the leftmost or rightmost n bits of a register to 0. This operation is used for rotate and shift instructions.				
Clear left and shift left	Clear the leftmost <i>b</i> bits of a register, then shift the register left by <i>n</i> bits. This operation can be used to scale a known non-negative array index by the width of an element. These operations are used for rotate and shift instructions.				
Cleared	Bits are set to 0.				
Do	Do loop. • Indenting shows range. • "To" and/or "by" clauses specify incrementing an iteration variable. • "While" clauses give termination conditions.				
DOUBLE(x)	Result of converting x from floating-point single-precision format to floating-point double-precision format.				
Extract	Select a field of <i>n</i> bits starting at bit position <i>b</i> in the source register, right or left justify this field in the target register, and clear all other bits of the target register to zero. This operation is used for rotate and shift instructions.				
EXTS(x)	Result of extending x on the left with sign bits				
GPR(x)	General-purpose register x				
ifthenelse	Conditional execution, indenting shows range, else is optional.				
Insert	Select a field of <i>n</i> bits in the source register, insert this field starting at bit position <i>b</i> of the target register, and leave other bits of the target register unchanged. (No simplified mnemonic is provided for insertion of a field when operating on double words; such an insertion requires more than one instruction.) This operation is used for rotate and shift instructions. (Note that simplified mnemonics are referred to as extended mnemonics in the architecture specification.)				
Leave	Leave innermost do loop, or the do loop described in leave statement.				
MASK(x, y)	Mask having ones in positions x through y (wrapping if x > y) and zeros elsewhere.				
MEM(x, y)	Contents of y bytes of memory starting at address x				

IBM Confidential

Table 12-3. Notation and Conventions (Continued)

Notation/Convention	Meaning	
NIA	Next instruction address, which is the32-bit address of the next instruction to be executed (the branch destination) after a successful branch. In pseudocode, a successful branch is indicated by assigning a value to NIA. For instructions which do not branch, the next instruction address is CIA + 4. Does not correspond to any architected register.	
OEA	PowerPC operating environment architecture	
Rotate	Rotate the contents of a register right or left n bits without masking. This operation is used for rotate and shift instructions.	
reserved		
ROTL(x, y)	Result of rotating the value x left y positions, where x is 32 bits long	
Set	Bits are set to 1.	
Shift	Shift the contents of a register right or left <i>n</i> bits, clearing vacated bits (logical shift). This operation is used for rotate and shift instructions.	
SINGLE(x)	Result of converting x from floating-point double-precision format to floating-point single-precision format.	
SPR(x)	Special-purpose register x	
TRAP	Invoke the system trap handler.	
Undefined	An undefined value. The value may vary from one implementation to another, and from one execution to another on the same implementation.	
UISA	PowerPC user instruction set architecture	
VEA	PowerPC virtual environment architecture	

Table 12-4 describes instruction field notation conventions used throughout this chapter.

Table 12-4. Instruction Field Conventions

The Architecture Specification	Equivalent to:	
BA, BB, BT	crbA, crbB, crbD (respectively)	
BF, BFA	crfD, crfS (respectively)	
D	d	
DS	ds	
FLM	FM	
FRA, FRB, FRC, FRT, FRS	frA, frB, frC, frD, frS (respectively)	
FXM	CRM	
RA, RB, RT, RS	rA, rB, rD, rS (respectively)	
SI	SIMM	

Table 12-4. Instruction Field Conventions (Continued)

The Architecture Specification	Equivalent to:	
U	IMM	
UI	UIMM	
/, //, ///	00 (shaded)	

Precedence rules for pseudocode operators are summarized in Table 12-5.

Table 12-5. Precedence Rules

Operators	Associativity
x[n], function evaluation	Left to right
(n)x or replication, x(n) or exponentiation	Right to left
unary –, ¬	Right to left
*,	Left to right
+, -	Left to right
	Left to right
=, ,<, ,>, ,<\b\dot{U},?	Left to right
&, ⊕, ≡	Left to right
I	Left to right
- (range)	None
←, ←iea	None

Operators higher in Table 12-5 are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. For example, "—" (unary minus) associates from left to right, so a - b - c = (a - b) - c. Parentheses are used to override the evaluation order implied by Table 12-5, or to increase clarity; parenthesized expressions are evaluated before serving as operands. Note that the all pseudocode examples provided in this chapter are for 32-bit implementations. PowerPC Instruction Set

12.1.4 Computation Modes

The PowerPC architecture is defined for 32-bit implementations, in which all registers except the FPRs are 32 bits long, and effective addresses are 32 bits long. The FPR registers are 64 bits long. For more information on computation modes see Section 4.1.1, "Computation Modes," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

12.2 PowerPC Instruction Set

The remainder of this chapter lists and describes the instruction set for the PowerPC architecture. The instructions are listed in alphabetical order by mnemonic. Figure 12-1 shows the format for each instruction description page.





Figure 12-1. Instruction Description

NOTE: The execution unit that executes the instruction may not be the same for all PowerPC processors.

addx addx

Add (x'7C00 0214')

add	rD,rA,rB	(OE = 0 Rc = 0)	
add.	rD,rA,rB	(OE = 0 Rc = 1)	
addo	rD,rA,rB	(OE = 1 Rc = 0)	
addo.	rD,rA,rB	(OE = 1 Rc = 1)	



The sum $(\mathbf{r}A) + (\mathbf{r}B)$ is placed into $\mathbf{r}D$.

The **add** instruction is preferred for addition because it sets few status bits.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO
$$(if Rc = 1)$$

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).

• XER:

Affected: SO, OV
$$(if OE = 1)$$


NOTE: For more information on condition codes see Section 2.1.3, "Condition Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual and Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				хо

 $addc_X$ $addc_X$

Add Carrying (x'7C00 0014')

addc rD,rA,rB (OE = 0 Rc = 0)addc. rD,rA,rB (OE = 0 Rc = 1)addco rD,rA,rB (OE = 1 Rc = 0)addco. rD,rA,rB (OE = 1 Rc = 1)



The sum $(\mathbf{r}A) + (\mathbf{r}B)$ is placed into $\mathbf{r}D$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO
$$(if Rc = 1)$$

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).

• XER:

Affected: CA

Affected: SO, OV
$$(if OE = 1)$$

NOTE: For more information on condition codes see Section 2.1.3, "Condition Register," and Section 2.1.5, "XER Register," in the *PowerPC*


Microprocessor Family: The Programming Environments manual.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

addex addex

Add Extended (x'7C00 0114')

adde	rD,rA,rB	(OE = 0 Rc = 0)
adde.	rD,rA,rB	(OE = 0 Rc = 1)
addeo	rD,rA,rB	(OE = 1 Rc = 0)
addeo.	rD,rA,rB	(OE = 1 Rc = 1)



The sum $(\mathbf{r}A) + (\mathbf{r}B) + XER[CA]$ is placed into $\mathbf{r}D$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO
$$(if Rc = 1)$$

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).

• XER:

Affected: CA

Affected: SO, OV (if OE = 1)

NOTE: For more information on condition codes see Section 2.1.3, "Condition Register," and Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

addi addi

Add Immediate (x'3800 0000')

addi

rD,rA,SIMM



The sum $(\mathbf{r}A|0)$ + sign extended SIMM is placed into $\mathbf{r}D$.

The **addi** instruction is preferred for addition because it sets few status bits. Note that **addi** uses the value 0, not the contents of GPR0, if $\mathbf{r}A = 0$.

Other registers altered:

• None


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

addic

Add Immediate Carrying (x'3000 0000')

addic

rD,rA,SIMM



The sum $(\mathbf{r}A)$ + sign extended SIMM is placed into $\mathbf{r}D$.

Other registers altered:

• XER:

NOTE: Affected: CAFor more information see Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Simplified mnemonics:

subic rD,rA,value equivalent to addic rD,rA,-value


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

addic. addic.

Add Immediate Carrying and Record (x'3400 0000')

addic.

rD,rA,SIMM



The sum $(\mathbf{r}A)$ + the sign extended SIMM is placed into $\mathbf{r}D$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).

• XER:

Affected: CA

NOTE: For more information on condition codes see Section 2.1.3, "Condition Register," and Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Simplified mnemonics:

subic.rD,rA,value equivalent to addic. rD,rA,-value


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

addis

Add Immediate Shifted (x'3C00 0000')

addis

rD,rA,SIMM



The sum $(\mathbf{r}A|0) + (SIMM \parallel 0x0000)$ is placed into $\mathbf{r}D$.

The **addis** instruction is preferred for addition because it sets few status bits. Note that **addis** uses the value 0, not the contents of GPR0, if $\mathbf{r}A = 0$.

Other registers altered:

• None

Simplified mnemonics:

lis rD, value equivalent to addis rD,0,value subis rD,rA, value equivalent to addis rD,rA,-value

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

addmex addmex

Add to Minus One Extended (x'7C00 01D4')

addme rD,rA (OE = 0 Rc = 0)addme. rD,rA (OE = 0 Rc = 1)addmeo rD,rA (OE = 1 Rc = 0)addmeo. rD,rA (OE = 1 Rc = 1)

Reserved

	31	D	А	00000	0	DE 23	4 Rc
0	5	6 10	11 15	16	20 2	21 22	30 31
	r D← (r A)	+ XER[CA] -	1				

The sum $(\mathbf{r}A)$ + XER[CA] + 0xFFFF_FFFF is placed into $\mathbf{r}D$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).

• XER:

Affected: CA

Affected: SO, OV (if OE = 1)

NOTE: For more information on condition codes see Section 2.1.3, "Condition

Register," and Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

addzex addzex

Add to Zero Extended (x'7C00 0194')

addze	rD,rA	(OE = 0 Rc = 0)
addze.	rD,rA	(OE = 0 Rc = 1)
addzeo	rD,rA	(OE = 1 Rc = 0)
addzeo.	rD,rA	(OE = 1 Rc = 1)

Reserved

	31	D	А		(00000	OE	202	Rc
0	5	6 10	11 1	5 1	16	20	21	22 3	0 31
	r D← (r A	A) + XER[CA]							

The sum $(\mathbf{r}A)$ + XER[CA] is placed into $\mathbf{r}D$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if
$$Rc = 1$$
)

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).

• XER:

Affected: CA

Affected: SO, OV (if
$$OE = 1$$
)


NOTE: For more information on condition codes see Section 2.1.3, "Condition Register," and Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

andx and x

AND (x'7C00 0038')

and \mathbf{r} A,rS,rB (Rc = 0)and. \mathbf{r} A,rS,rB (Rc = 1)



The contents of **r**S are ANDed with the contents of **r**B and the result is placed into **r**A.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

andcx and cx

AND with Complement (x'7C00 0078')

andc rA,rS,rB (Rc = 0)andc. rA,rS,rB (Rc = 1)



The contents of $\mathbf{r}\mathbf{S}$ are ANDed with the one's complement of the contents of $\mathbf{r}\mathbf{B}$ and the result is placed into $\mathbf{r}\mathbf{A}$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

andi. andi.

AND Immediate (x'7000 0000')

andi.

rA,rS,UIMM



The contents of **rS** are ANDed with $0x000 \parallel UIMM$ and the result is placed into **r**A.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

andis. andis.

AND Immediate Shifted (x'7400 0000')

andis.

rA,rS,UIMM



The contents of **rS** are ANDed with UIMM $\parallel 0x0000$ and the result is placed into **r**A.

Other registers altered:


• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

 \mathbf{b}_{X}

Branch (x'4800 0000')



target_addr specifies the branch target address.

If AA = 1, then the branch target address is the value LI $\parallel 0b00$ sign-extended.

If AA = 0, then the branch target address is the sum of LI $\parallel 0b00$ sign-extended plus the address of this instruction.

If LK = 1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:


$$(if LK = 1)$$

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				I

 \mathbf{bc}_X

Branch Conditional (x'4000 0000')

```
bcBO,BI,target\_addr(AA = 0 LK = 0)bcaBO,BI,target\_addr(AA = 1 LK = 0)bclBO,BI,target\_addr(AA = 0 LK = 1)bclaBO,BI,target\_addr(AA = 1 LK = 1)
```



```
if \neg BO[2] then CTR \leftarrow CTR - 1 ctr_ok \leftarrow BO[2] | ((CTR \neq 0) \oplus BO[3]) cond_ok \leftarrow BO[0] | (CR[BI] \equiv BO[1]) if ctr_ok & cond_ok then if AA = 1 then NIA \leftarrowiea EXTS(BD || 0b00) else NIA \leftarrowiea CIA + EXTS(BD || 0b00) if LK then LR \leftarrowiea CIA + 4
```

target_addr specifies the branch target address.

The BI field specifies the bit in the condition register (CR) to be used as the condition of the branch. The BO field is encoded as described in Table 12-6.

Additional information about BO field encoding is provided in Section 4.2.4.2, "Conditional Branch Control," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

NOTE: In this table, *z* indicates a bit that is ignored. The *z* bits should be cleared, as they may be assigned a meaning in some future version of the PowerPC architecture. The *y* bit provides a hint about whether a conditional branch is likely to be taken, and may be used by some PowerPC implementations to improve performance.

Table 12-6. BO Operand Encodings

во	Description	
0000 <i>y</i>	Decrement the CTR, then branch if the decremented CTR 0 and the condition is FALSE.	
0001 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is FALSE.	
001 <i>zy</i>	Branch if the condition is FALSE.	
0100 <i>y</i>	Decrement the CTR, then branch if the decremented CTR 0 and the condition is TRJE.	
0101 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is TRUE.	
011 <i>zy</i>	Branch if the condition is TRUE.	

IBM Confidential

во	Description
1 <i>z</i> 00 <i>y</i>	Decrement the CTR, then branch if the decremented CTR 0.
1 <i>z</i> 01 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0.
1 <i>z</i> 1 <i>zz</i>	Branch always.

If AA = 0, the branch target address is the sum of $BD \parallel 0b00$ sign-extended and the address of this instruction.

If AA = 1, the branch target address is the value BD \parallel 0b00 sign-extended.

If LK = 1, the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

Affected: Count Register (CTR) (if BO[2] = 0)

Affected: Link Register (LR) (if LK = 1)

Simplified mnemonics:

blt target equivalent to bc 12,0,target bne cr2,target equivalent to bc 4,10,target bdnz target equivalent to bc 16,0,target


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

bcctr_X bcctr_X

Branch Conditional to Count Register (x'4C00 0420')

bcctrBO,BI(LK = 0)bcctrlBO,BI(LK = 1)

Reserved



```
cond_ok \leftarrow BO[0] \mid (CR[BI] \equiv BO[1])
if cond_ok
then
NIA \leftarrow iea CTR \mid | 0b00
if LK then LR \leftarrow iea CIA + 4
```

The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 12-7. Additional information about BO field encoding is provided in Section 4.2.4.2, "Conditional Branch Control," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Table 12-7. BO Operand Encodings

Description
Decrement the CTR, then branch if the decremented CTR 0 and the condition is FALSE.
Decrement the CTR, then branch if the decremented CTR = 0 and the condition is FALSE.
Branch if the condition is FALSE.
Decrement the CTR, then branch if the decremented CTR 0 and the condition is TRUE.
Decrement the CTR, then branch if the decremented CTR = 0 and the condition is TRUE.
Branch if the condition is TRUE.
Decrement the CTR, then branch if the decremented CTR 0.
Decrement the CTR, then branch if the decremented CTR = 0.
Branch always.

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the PowerPC architecture.

The *y* bit provides a hint about whether a conditional branch is likely to be taken, and may be used by some PowerPC implementations to improve performance.

The branch target address is $CTR[0-29] \parallel 0b00$.

If LK = 1, the effective address of the instruction following the branch instruction is placed into the link register.

IBM Confidential

If the "decrement and test CTR" option is specified (BO[2] = 0), the instruction form is invalid.

Other registers altered:

• Link Register (LR) (if LK = 1)

Simplified mnemonics:

bltctr equivalent to bcctr 12,0 bnectrcr2 equivalent to bcctr 4,10


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

bclrx bclrx

Branch Conditional to Link Register (x'4C00 0020')

bclrBO,BI(LK = 0)bclrlBO,BI(LK = 1)

Reserved



```
if \neg BO[2] then CTR \leftarrow CTR - 1 ctr_ok \leftarrow BO[2] | ((CTR \neq 0)\oplus BO[3]) cond_ok \leftarrow BO[0] | (CR[BI] \equiv BO[1]) if ctr_ok & cond_ok then

NIA \leftarrowiea LR[0-29] || 0b00 if LK then LR \leftarrowiea CIA + 4
```

The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 12-8. Additional information about BO field encoding is provided in Section 4.2.4.2, "Conditional Branch Control," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Table 12-8. BO Operand Encodings

ВО	Description
0000 <i>y</i>	Decrement the CTR, then branch if the decremented CTR 0 and the condition is FALSE.
0001 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is FALSE.
001 <i>zy</i>	Branch if the condition is FALSE.
0100 <i>y</i>	Decrement the CTR, then branch if the decremented CTR 0 and the condition is TRUE.
0101 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is TRUE.
011 <i>zy</i>	Branch if the condition is TRUE.
1 <i>z</i> 00 <i>y</i>	Decrement the CTR, then branch if the decremented CTR 0.
1 <i>z</i> 01 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0.
1 <i>z</i> 1 <i>zz</i>	Branch always.

If the BO field specifies that the CTR is to be decremented, the entire 32-bit CTR is decremented .

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the PowerPC architecture.

The *y* bit provides a hint about whether a conditional branch is likely to be taken, and may be used by some PowerPC implementations to improve performance.

IBM Confidential

The branch target address is $LR[0-29] \parallel 0b00$.

If LK = 1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

• Count Register (CTR)	(if BO[2] = 0)
• Link Register (LR)	(if LK = 1)

Simplified mnemonics:

bltlr	equivalent to	bclr 12,0
bnelr cr2	equivalent to	bclr 4,10
bdnzlr	equivalent to	bclr 16,0


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

cmp cmp

Compare (x'7C00 0000')

cmp crfD,L,rA,rB

Reserved



The contents of $\mathbf{r}A$ are compared with the contents of $\mathbf{r}B$, treating the operands as signed integers. The result of the comparison is placed into CR field $\mathbf{crf}D$.

If L = 1 the instruction form is invalid.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

 $CR[(4 * crfD) - (4 * crfD + 3)] \leftarrow c \mid XER[SO]$

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpdrA,rB equivalent to cmp 0,1,rA,rB

cmpwcr3,rA,rB equivalent to cmp 3,0,rA,rB

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

cmpi cmpi

Compare Immediate (x'2C00 0000')

cmpi crfD,L,rA,SIMM

					Reserved
11	crfD	0	L	А	SIMM

```
a \leftarrow (rA)
if a < EXTS(SIMM)
then c \leftarrow 0b100
else if a > EXTS(SIMM)
then c \leftarrow 0b010
else c \leftarrow 0b001
cR[(4* crfD)-(4* crfD + 3)] \leftarrow c \mid | XER[SO]
```

The contents of **r**A are compared with the sign-extended value of the SIMM field, treating the operands as signed integers. The result of the comparison is placed into CR field **crf**D.

f L = 1 the instruction form is invalid.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpdirA,value equivalent to **cmpi 0,1,r**A,value **cmpwi cr3,r**A,value equivalent to **cmpi 3,0,r**A,value


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

cmpl

Compare Logical (x'7C00 0040')

cmpl crfD,L,rA,rB

Reserved



The contents of **r**A are compared with the contents of **r**B, treating the operands as unsigned integers. The result of the comparison is placed into CR field **crf**D.

If L = 1 the instruction form is invalid.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpldrA,rBequivalent tocmpl0,1,rA,rBcmplw cr3,rA,rBequivalent tocmpl3,0,rA,rB

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

cmpli cmpli

Compare Logical Immediate (x'2800 0000')

cmpli crfD,L,rA,UIMM

							Reserved
	10	crfD	0	L	А	UIMM	
0	5	6 8	9	10	11 1	5 16	31
	else	ıc ← 0b : if a >\ t e	100 J (hen lse) (16 . c . c	MM) 00 UIMM) ← 0b010 ← 0b001 + 3)] ← c	XER[SO]	

The contents of $\mathbf{r}A$ are compared with $0x0000 \parallel \text{UIMM}$, treating the operands as unsigned integers. The result of the comparison is placed into CR field $\mathbf{crf}D$.

If L = 1 the instruction form is invalid.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpldir A,valueequivalent tocmpli 0,1,rA,valuecmplwi cr3,rA,valueequivalent tocmpli 3,0,rA,value

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

 $cntlzw_X$ $cntlzw_X$

Count Leading Zeros Word (x'7C00 0034')

cntlzw rA,rS (Rc = 0)cntlzw. rA,rS (Rc = 1)

Reserved

	31	S		Α	١		00000		26		Rc
0	5	6	10	11	15	16	20	21		30	31
	$n \leftarrow 0$										

$$n \leftarrow 0$$
do while $n < 32$
if $\mathbf{r}S[n] = 1$ then leave
 $n \leftarrow n + 1$
 $\mathbf{r}A \leftarrow n$

A count of the number of consecutive zero bits starting at bit 0 of **r**S is placed into **r**A. This number ranges from 0 to 32, inclusive.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

NOTE: If Rc = 1, then LT is cleared in the CR0 field.


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

crand crand

Condition Register AND (x'4C00 0202')

crand

crbD,crbA,crbB



 $CR[crbD] \leftarrow CR[crbA] \& CR[crbB]$

The bit in the condition register specified by **crb**A is ANDed with the bit in the condition register specified by **crb**B. The result is placed into the condition register bit specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by operand crbD


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

crandc crandc

Condition Register AND with Complement (x'4C00 0102')

crandc crbD,crbA,crbB

Reserved



$$CR[crbD] \leftarrow CR[crbA] \& \neg CR[crbB]$$

The bit in the condition register specified by **crb**A is ANDed with the complement of the bit in the condition register specified by **crb**B and the result is placed into the condition register bit specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by operand crbD

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL


creqv creqv

Condition Register Equivalent (x'4C00 0242')

creqv

crbD,crbA,crbB





$$CR[crbD] \leftarrow CR[crbA] \equiv CR[crbB]$$

The bit in the condition register specified by **crb**A is XORed with the bit in the condition register specified by **crb**B and the complemented result is placed into the condition register bit specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by operand crbD

Simplified mnemonics:

crse crbD equivalent to

creqv crbD,crbD,crbD

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL


crnand crnand

Condition Register NAND (x'4C00 01C2')

crnand

crbD,crbA,crbB

Reserved
Reserved



$$\texttt{CR[crb}\texttt{D]} \leftarrow \neg \ (\texttt{CR[crb}\texttt{A}] \ \& \ \texttt{CR[crb}\texttt{B}])$$

The bit in the condition register specified by **crb**A is ANDed with the bit in the condition register specified by **crb**B and the complemented result is placed into the condition register bit specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by operand **crb**D

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL


crnor

Condition Register NOR (x'4C00 0042')

crnor

crbD,crbA,crbB

Reserved
 116361760



The bit in the condition register specified by **crb**A is ORed with the bit in the condition register specified by **crb**B and the complemented result is placed into the condition register bit specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by operand **crb**D

Simplified mnemonics:

crnot crbD,crbA

equivalent to

crnor crbD,crbA,crbA


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

cror

Condition Register OR (x'4C00 0382')

cror

crbD,crbA,crbB



 $CR[crbD] \leftarrow CR[crbA] \mid CR[crbB]$

The bit in the condition register specified by **crb**A is ORed with the bit in the condition register specified by **crb**B. The result is placed into the condition register bit specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by operand **crb**D

Simplified mnemonics:

crmove crbD,crbA

equivalent to

cror

crbD,crbA,crbA


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

crorc crorc

Condition Register OR with Complement (x'4C00 0342')

crorc

crbD,crbA,crbB



 $\texttt{CR[crbD]} \leftarrow \texttt{CR[crbA]} \mid \neg \texttt{CR[crbB]}$

The bit in the condition register specified by **crb**A is ORed with the complement of the condition register bit specified by **crb**B and the result is placed into the condition register bit specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by operand crbD


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

Crxor

Condition Register XOR (x'4C00 0182')

crxor crbD,crbA,crbB

Reserved



 $CR[crbD] \leftarrow CR[crbA] \oplus CR[crbB]$

The bit in the condition register specified by **crb**A is XORed with the bit in the condition register specified by **crb**B and the result is placed into the condition register specified by **crb**D.

Other registers altered:

• Condition Register:

Affected: Bit specified by crbD

Simplified mnemonics:

crclr crbD equivalent to crxor crbD,crbD,crbD

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

dcbf

Data Cache Block Flush (x'7C00 00AC')

dcbf rA,rB

						□ ··	000110	_
31		00000	А	В		86	0	
0 5	6	10	11 15	16	20	21	30 31	Ī

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The **dcbf** instruction invalidates the block in the data cache addressed by EA, copying the block to memory first, if there is any dirty data in it. Unmodified block—Invalidates the block in the processor's data cache. The list below describes the action taken if the block containing the byte addressed by EA is or is not in the cache:

- Unmodified block—Invalidates the block in the processor's data cache.
- Modified block—Copies the block to memory. Invalidates the block in the processor's data cache.
- Absent block (target block not in cache)—No action is taken.

The function of this instruction is independent of the write-through, write-back and caching-inhibited/allowed modes of the block containing the byte addressed by EA. This instruction is treated as a load from the addressed byte with respect to address translation and memory protection. It is also treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

When HID2[LCE] = 1 and the byte addressed by EA is in the locked cache, the instruction is not forwarded to the L2 cache for sector invalidation/push, nor forwarded to the 60x bus for broadcast. Otherwise, the instruction will be forwarded to the L2 cache and to the 60x bus as described in Sections 3.4.2.4 and 9.2.1, in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				Х

Reserved

dcbi dcbi

Data Cache Block Invalidate (x'7C00 03AC')

dcbi rA,rB

Reserved

	31	00 000	А	В	470	0
0	5	6 10	11 15	16 20	21	30 31

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The action taken is dependent on the memory mode associated with the block containing the byte addressed by EA and on the state of that block. The list below describes the action taken if the block containing the byte addressed by EA is or is not in the cache.

- Unmodified block—Invalidates the block in the processor's data cache.
- Modified block—Invalidates the block in the processor's data cache. (Discards the modified contents.)
- Absent block (target block not in cache)—No action is taken.

When data address translation is enabled, MSR[DR] = 1, and the virtual address has no translation, a DSI exception occurs.

The function of this instruction is independent of the write-through and caching-inhibited/allowed modes of the block containing the byte addressed by EA. This instruction operates as a store to the addressed byte with respect to address translation and protection. The referenced and changed bits are modified appropriately.

When HID2[LCE] = 1 and the byte addressed by EA is in the locked cache, the instruction is not forwarded to the L2 cache for sector invalidation, nor forwarded to the 60x bus for broadcast. Otherwise, the instruction will be forwarded to the L2 cache and to the 60x bus as described in Sections 3.4.2.4 and 9.2.1, in the *PowerPC Microprocessor Family: The Programming Environments* manual.

This is a supervisor-level instruction.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA	Yes			Х

dcbst dcbst

Data Cache Block Store (x'7C00 006C')

dcbst rA,rB

				L	
31	00 000	Α	В	54	0
0 5	6 10	11 15	16 20	21	30 31

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The **dcbst** instruction executes as follows:

• If the block containing the byte addressed by EA is in coherency-not-required mode, and a block containing the byte addressed by EA is in the data cache of this processor and has been modified, the writing of it to main memory is initiated.

The function of this instruction is independent of the write-through and caching-inhibited/allowed modes of the block containing the byte addressed by EA.

The processor treats this instruction as a load from the addressed byte with respect to address translation and memory protection. It is also treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

When HID2[LCE] = 1 and the byte addressed by EA is in the locked cache, the instruction is not forwarded to the L2 cache for sector invalidation/push, nor forwarded to the 60x bus for broadcast. Otherwise, the instruction will be forwarded to the L2 cache and to the 60x bus as described in Sections 3.4.2.4 and 9.2.1, in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				X

Reserved

dcbt

Data Cache Block Touch (x'7C00 022C')

dcbt rA,rB

Reserved

	31	00000	А	В	278	0
0	5	6 10	11 15	16 20	21 30	31

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

This instruction is a hint that performance will possibly be improved if the block containing the byte addressed by EA is fetched into the data cache, because the program will probably soon load from the addressed byte. If the block is caching-inhibited, the hint is ignored and the instruction is treated as a no-op. Executing **dcbt** does not cause the system alignment error handler to be invoked.

If HID2[LCE] = 1 and the byte addressed by EA is in neither the locked nor the normal cache, then this instruction loads the cache line into the "normal" cache.

This instruction is treated as a load from the addressed byte with respect to address translation, memory protection, and reference and change recording except that referenced and changed bit recording may not occur. Additionally, no exception occurs in the case of a translation fault or protection violation.

The program uses the **dcbt** instruction to request a cache block fetch before it is actually needed by the program. The program can later execute load instructions to put data into registers. However, the processor is not obliged to load the addressed block into the data cache. Note that this instruction is defined architecturally to perform the same functions as the **dcbtst** instruction. Both are defined in order to allow implementations to differentiate the bus actions when fetching into the cache for the case of a load and for a store.

Other registers altered:

• None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				X

dcbtst dcbtst

Data Cache Block Touch for Store (x'7C00 01EC')

dcbtst rA,rB

							☐ Keseiv	/eu
	31	00000	,	4	В	246		0
Ī	0 5	6	10 11	15 1	6 20	21		31

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

This instruction is a hint that performance will possibly be improved if the block containing the byte addressed by EA is fetched into the data cache, because the program will probably soon store from the addressed byte. If the block is caching-inhibited, the hint is ignored and the instruction is treated as a no-op. Executing **dcbtst** does not cause the system alignment error handler to be invoked.

If HID2[LCE] = 1 and the byte addressed by EA is in neither the locked nor the normal cache, then this instruction loads the cache line into the "normal" cache.

This instruction is treated as a load from the addressed byte with respect to address translation, memory protection, and reference and change recording except that referenced and changed bit recording may not occur. Additionally, no exception occurs in the case of a translation fault or protection violation.

The program uses **dcbtst** to request a cache block fetch to potentially improve performance for a subsequent store to that EA, as that store would then be to a cached location. However, the processor is not obliged to load the addressed block into the data cache. Note that this instruction is defined architecturally to perform the same functions as the **dcbt** instruction. Both are defined in order to allow implementations to differentiate the bus actions when fetching into the cache for the case of a load and for a store.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				Х

☐ Beconved

dcbz

Data Cache Block Clear to Zero (x'7C00 07EC')

dcbz rA,rB

Reserved

	31	00000	Α	В	1014	0
0	5	6 10	11 15	16 20	21	30 31

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

This instruction is treated as a store to the addressed byte with respect to address translation, memory protection, referenced and changed recording. It is also treated as a store with respect to the ordering enforced by **eieio** and the ordering enforced by the combination of caching-inhibited and guarded attributes for a page (or block).

The **dcbz** instruction executes as follows:

- If the cache block containing the byte addressed by EA is in the data cache, all bytes are cleared and the cache line is matked "M"...
- If the cache block containing the byte addressed by EA is not in the data cache and the corresponding memory page or block is caching-allowed, the cache block is allocated (and made valid) in the data cache (or in the normal cache if HID2[LCE] = 1) without fetching the block from main memory, and all bytes are cleared.
- If the page containing the byte addressed by EA is in caching-inhibited or write-through mode, either all bytes of main memory that correspond to the addressed cache block are cleared or the alignment exception handler is invoked. The exception handler can then clear all bytes in main memory that correspond to the addressed cache block.
- If the cache block containing the byte addressed by EA is in coherency-required mode, and the cache block exists in the data cache(s) of any other processor(s), it is kept coherent in those caches (i.e. the processor performs the appropriate bus transactions to enforce this).

Other registers altered:

None


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				X

dcbz I dcbz I

Data Cache Block Set to Zero Locked (x'1000 07EC')

dcbz_l rA,rB

Reserved



EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

If HID2[LCE] = 0 then the invalid instruction error handler is envolked.

When HID2[LCE] = 1, the **dcbz**_1 instruction executes as follows:

- If the cache block containing the byte addressed by EA is neither in the "locked" nor in the "normal" data cache, the block is allocated in the "locked" data cache without fetching the block from main memory. All bytes are cleared and the block is marked as M (modified). Cache block allocation is done using the psudo-LRU used rule among the four ways in the locked cache.
- If the cache block containing the byte addressed by EA is already either in the "locked" or in the "normal" data cache, all bytes are cleared and the block is marked M (modified). The hardware indicates this situation by setting HID2[DCHERR] to 1 and raising a Machine Check condition as described in Section 9.2.2.2.1, in the *PowerPC Microprocessor Family: The Programming Environments* manual.
- The dcbz_l instruction is not forwarded to the L2 cache nor the 60x bus for broadcast. **NOTE:** The data cache should be invalidated prior to setting HID2[LCE]=1.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA		Yes		Х

 $divw_X$ $divw_X$


Divide Word (x'7C00 03D6')

 divw
 rD,rA,rB
 (OE = 0 Rc = 0)

 divw.
 rD,rA,rB
 (OE = 0 Rc = 1)

 divwo
 rD,rA,rB
 (OE = 1 Rc = 0)

 divwo.
 rD,rA,rB
 (OE = 1 Rc = 1)



rD ← dividend / divisor

The dividend is the contents of **r**A. The divisor is the contents of **r**B. The remainder is not supplied as a result. Both the operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies the equation—dividend = (quotient * divisor) + r where 0 r < |divisor| (if the dividend is non-negative), and -|divisor| < r 0 (if the dividend is negative).

If an attempt is made to perform either of the divisions— $0x8000_0000$ –1 or <anything> 0, then the contents of **r**D are undefined, as are the contents of the LT, GT, and EQ bits of the CR0 field (if Rc = 1). In this case, if OE = 1 then OV is set.

The 32-bit signed remainder of dividing the contents of $\mathbf{r}\mathbf{A}$ by the contents of $\mathbf{r}\mathbf{B}$ can be computed as follows, except in the case that the contents of $\mathbf{r}\mathbf{A} = -2^{31}$ and the contents of $\mathbf{r}\mathbf{B} = -1$.

divw rD,rA,rB#rD = quotient

mullw $\mathbf{rD,rB}\#\mathbf{rD} = \text{quotient} * \text{divisor}$

subf rD,rD,rA# rD = remainder

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

• XER:

Affected: SO, OV (if OE = 1)


NOTE: For more information on condition codes see Section 2.1.3, "Condition Register," and Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

divwux divwux

Divide Word Unsigned (x'7C00 0396')

divwu	rD,rA,rB	(OE = 0 Rc = 0)
divwu.	rD,rA,rB	(OE = 0 Rc = 1)
divwuo	rD,rA,rB	(OE = 1 Rc = 0)
divwuo.	rD,rA,rB	(OE = 1 Rc = 1)



The dividend is the contents of $\mathbf{r}A$. The divisor is the contents of $\mathbf{r}B$. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc = 1 the first three bits of CR0 field are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies the equation—dividend = (quotient * divisor) + r (where 0 r < divisor). If an attempt is made to perform the division—<anything> 0—then the contents of rD are undefined as are the contents of the LT, GT, and EQ bits of the CR0 field (if Rc = 1). In this case, if OE = 1 then OV is set.

The 32-bit unsigned remainder of dividing the contents of **r**A by the contents of **r**B can be computed as follows:

divwurD,rA,rB # rD = quotient mullw rD,rD,rB # rD = quotient * divisor subf rD,rD,rA # rD = remainder

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

• XER:

Affected: SO, OV (if OE = 1)

NOTE: For more information on condition codes see Section 2.1.3, "Condition Register," and Section 2.1.5, "XER Register," in the *PowerPC Microprocessor Family: The Programming Environments* manual.


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

eciwx eciwx

External Control In Word Indexed (x'7C00 026C')

eciwx rD,rA,rB

Reserved



The **eciwx** instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```
if \mathbf{r}A = 0 then b \leftarrow 0 else b \leftarrow (\mathbf{r}A)

EA \leftarrow b + (\mathbf{r}B) paddr \leftarrow address translation of EA send load word request for paddr to device identified by EAR[RID]

\mathbf{r}D \leftarrow word from device
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

A load word request for the physical address (referred to as real address in the architecture specification) corresponding to EA is sent to the device identified by EAR[RID], bypassing the cache. The word returned by the device is placed in **r**D.

EAR[E] must be 1. If it is not, a DSI exception is generated.

EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are boundedly undefined.

The **eciwx** instruction is supported for EAs that reference memory segments in which SR[T] = 1 (or STE[T] = 1) and for EAs mapped by the DBAT registers. If the EA references a direct-store segment (SR[T] = 1) or STE[T] = 1), either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] = 0 (real addressing mode), the results are boundedly undefined.

This instruction is treated as a load from the addressed byte with respect to address translation, memory protection, referenced and changed bit recording, and the ordering performed by **eieio**.

This instruction is optional in the PowerPC architecture.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA			X	Χ

ecowx ecowx

External Control Out Word Indexed (x'7C00 036C')

ecowx rS,rA,rB

☐ Reserved

31 S A B 438 0

0 5 6 10 11 15 16 20 21 30 31 The **ecowx** instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```
if \mathbf{r}A = 0

then b \leftarrow 0

else b \leftarrow (\mathbf{r}A)

EA \leftarrow b + (\mathbf{r}B)

paddr \leftarrow address translation of EA

send store word request for paddr to device identified by EAR[RID]

send \mathbf{r}S to device
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

A store word request for the physical address corresponding to EA and the contents of **rS** are sent to the device identified by EAR[RID], bypassing the cache.

EAR[E] must be 1, if it is not, a DSI exception is generated.

EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are boundedly undefined.

The **ecowx** instruction is supported for effective addresses that reference memory segments in which SR[T] = 0 or STE[T] = 0), and for EAs mapped by the DBAT registers. If the EA references a direct-store segment (SR[T] = 1 or STE[T] = 1), either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] = 0 (real addressing mode), the results are boundedly undefined.

This instruction is treated as a store from the addressed byte with respect to address translation, memory protection, and referenced and changed bit recording, and the ordering performed by **eieio**. Note that software synchronization is required in order to ensure that the data access is performed in program order with respect to data accesses caused by other store or **ecowx** instructions, even though the addressed byte is assumed to be caching-inhibited and guarded.


This instruction is optional in the PowerPC architecture.

Other registers altered: None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA			X	X

eieio eieio

Enforce In-Order Execution of I/O (x'7C00 06AC')



The **eieio** instruction provides an ordering function for the effects of load and store instructions executed by a processor. These loads and stores are divided into two sets, which are ordered separately. The memory accesses caused by a **dcbz** or a **dcba** instruction are ordered like a store. The two sets follow:

1. Loads and stores to memory that is both caching-inhibited and guarded, and stores to memory that is write-through required.

The **eieio** instruction controls the order in which the accesses are performed in main memory. It ensures that all applicable memory accesses caused by instructions preceding the **eieio** instruction have completed with respect to main memory before any applicable memory accesses caused by instructions following the **eieio** instruction access main memory. It acts like a barrier that flows through the memory queues and to main memory, preventing the reordering of memory accesses across the barrier. No ordering is performed for **dcbz** if the instruction causes the system alignment error handler to be invoked.

All accesses in this set are ordered as a single set—that is, there is not one order for loads and stores to caching-inhibited and guarded memory and another order for stores to write-through required memory.

2. Stores to memory that have all of the following attributes—caching-allowed, write-through not required, and memory-coherency required.

The **eieio** instruction controls the order in which the accesses are performed with respect to coherent memory. It ensures that all applicable stores caused by instructions preceding the **eieio** instruction have completed with respect to coherent memory before any applicable stores caused by instructions following the **eieio** instruction complete with respect to coherent memory.

With the exception of **dcbz** and **dcba**, **eieio** does not affect the order of cache operations (whether caused explicitly by execution of a cache management instruction, or implicitly by the cache coherency mechanism). For more information, refer to Chapter 5, "Cache Model and Memory Coherency" of the *PowerPC Microprocessor Family: The Programming Environments* manual. The **eieio** instruction does not affect the order of accesses in one set with respect to accesses in the other set.

The **eieio** instruction may complete before memory accesses caused by instructions preceding the **eieio** instruction have been performed with respect to main memory or coherent memory as appropriate.

IBM Confidential

The **eieio** instruction is intended for use in managing shared data structures, in accessing memory-mapped I/O, and in preventing load/store combining operations in main memory. For the first use, the shared data structure and the lock that protects it must be altered only by stores that are in the same set (1 or 2; see previous discussion). For the second use, **eieio** can be thought of as placing a barrier into the stream of memory accesses issued by a processor, such that any given memory access appears to be on the same side of the barrier to both the processor and the I/O device.

Because the processor performs store operations in order to memory that is designated as both caching-inhibited and guarded (refer to Section 5.1.1, "Memory Access Ordering" in the *PowerPC Microprocessor Family: The Programming Environments* manual), the **eieio** instruction is needed for such memory only when loads must be ordered with respect to stores or with respect to other loads.

Note that the **eieio** instruction does not connect hardware considerations to it such as multiprocessor implementations that send an **eieio** address-only broadcast (useful in some designs). For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the **eieio** broadcast signals to that buffer that previous loads/stores (marked caching-inhibited, guarded, or write-through required) must complete before any following loads/stores (marked caching-inhibited, guarded, or write-through required).

Other registers altered:


None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				Х

eqvx

Equivalent (x'7C00 0238')

eqv rA,rS,rB (Rc = 0)eqv. rA,rS,rB (Rc = 1)



The contents of $\mathbf{r}\mathbf{S}$ are XORed with the contents of $\mathbf{r}\mathbf{B}$ and the complemented result is placed into $\mathbf{r}\mathbf{A}$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

 $extsb_X$ $extsb_X$

Extend Sign Byte (x'7C00 0774')

extsb rA,rS (Rc = 0)extsb. rA,rS (Rc = 1)

Reserved



$$S \leftarrow rS[24]$$

 $rA[24-31] \leftarrow rS[24-31]$
 $rA[0-23] \leftarrow (24)S$

The contents of the low-order eight bits of **r**S are placed into the low-order eight bits of **r**A.

Bit 24 of **r**S is placed into the remaining bits of **r**A.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

extshx extshx

Extend Sign Half Word (x'7C00 0734')

extsh rA,rS (Rc = 0)extsh. rA,rS (Rc = 1)

Reserved



$$S \leftarrow rS[16]$$

 $rA[16-31] \leftarrow rS[16-31]$
 $rA[0-15] \leftarrow (16)S$

The contents of the low-order 16 bits of **r**S are placed into the low-order 16 bits of **r**A[16-31]. Bit 48 of **r**S is placed into the remaining bits of **r**A.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

fabsx fabsx

Floating Absolute Value (x'FC00 0210')

fabsfrD,frB(Rc = 0)fabs.frD,frB(Rc = 1)

Reserved



The contents of **fr**B with bit 0 cleared are placed into **fr**D.

Note that the **fabs** instruction treats NaNs just like any other kind of value. That is, the sign bit of a NaN may be altered by **fabs**. This instruction does not alter the FPSCR.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

faddx faddx

Floating Add (Double-Precision) (x'FC00 002A')

fadd frD,frA,frB (Rc = 0)fadd. frD,frA,frB (Rc = 1)

Reserved

	63 D		А	В	00000	21	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The floating-point operand in **fr**A is added to the floating-point operand in **fr**B. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands. All 53 bits in the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

 $fadds_X$ $fadds_X$

Floating Add Single (x'EC00 002A')

faddsfrD,frA,frB(Rc = 0)fadds.frD,frA,frB(Rc = 1)

Reserved



The following operations are performed:

The floating-point operand in **fr**A is added to the floating-point operand in **fr**B. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to the single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands. All 53 bits in the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

If the HID2[PSE] = 1 then the sum is placed in both frD(ps0) and frD(ps1).

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXIS

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fcmpo fcmpo

Floating Compare Ordered (x'FC00 0040')

fcmpo

crfD,frA,frB

	63	crfD	0.0	А	В	32	0
0	5	6 8	9 10	11 15	16 20	21 3	30 31

```
if ((\mathbf{fr}A) \text{ is a NaN or } (\mathbf{fr}B) \text{ is a NaN})
then c \leftarrow 0b0001
else if (\mathbf{fr}A) < (\mathbf{fr}B)
then c \leftarrow 0b1000
else if (\mathbf{fr}A) > (\mathbf{fr}B)
then c \leftarrow 0b0100
else c \leftarrow 0b0010
FPCC \leftarrow c
CR[(4 * \mathbf{crf}D) - (4 * \mathbf{crf}D + 3)] \leftarrow c

if ((\mathbf{fr}A) \text{ is an SNaN or } (\mathbf{fr}B) \text{ is an SNaN })
then VXSNAN \leftarrow 1

if VE = 0
then VXVC \leftarrow 1
else if ((\mathbf{fr}A) \text{ is a QNaN or } (\mathbf{fr}B) \text{ is a QNaN })
then VXVC \leftarrow 1
```

The floating-point operand in **fr**A is compared to the floating-point operand in **fr**B. The result of the compare is placed into CR field **crf**D and the FPCC.

If one of the operands is a NaN, either quiet or signaling, then CR field **crf**D and the FPCC are set to reflect unordered. If one of the operands is a signaling NaN, then VXSNAN is set, and if invalid operation is disabled (VE = 0) then VXVC is set. Otherwise, if one of the operands is a QNaN, then VXVC is set.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, UN

• Floating-Point Status and Control Register:

Affected: FPCC, FX, VXSNAN, VXVC

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

Reserved

fcmpu fcmpu

Floating Compare Unordered (x'FC00 0000')

fcmpu

crfD,frA,frB

	63	crfD	0 0		A		В	000000000	0
0	5	6 8	9 10	11	15	16	20	21	30 31
	if ((fr A) is	a NaN or (1	f r B) is a	NaN)					

```
then c \leftarrow 0b0001

else if (frA) < (frB)

then c \leftarrow 0b1000

else if (frA) > (frB)

then c \leftarrow 0b0100

else c \leftarrow 0b0010

FPCC \leftarrow c

CR[(4 * \mathbf{crf}D)-(4 * \mathbf{crf}D + 3)] \leftarrow c

if ((frA) is an SNaN or (frB) is an SNaN)

then VXSNAN \leftarrow 1
```

The floating-point operand in register **fr**A is compared to the floating-point operand in register **fr**B. The result of the compare is placed into CR field **crf**D and the FPCC.

If one of the operands is a NaN, either quiet or signaling, then CR field **crf**D and the FPCC are set to reflect unordered. If one of the operands is a signaling NaN, then VXSNAN is set.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, UN

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

Reserved

fctiwx fctiwx

Floating Convert to Integer Word (x'FC00 001C')

fctiw frD,frB (Rc = 0)fctiw. frD,frB (Rc = 1)

Reserved

	63	D	0 0 0 0 0	В	14	Rc
0	5	6 10	11 15	16 20	21	30 31

The floating-point operand in register **fr**B is converted to a 32-bit signed integer, using the rounding mode specified by FPSCR[RN], and placed in bits 32–63 of **fr**D. Bits 0–31 of **fr**D are undefined.

If the operand in **fr**B are greater than $2^{31} - 1$, bits 32–63 of **fr**D are set to 0x7FFF_FFF.

If the operand in frB are less than -2^{31} , bits 32–63 of frD are set to $0x8000_0000$.

The conversion is described fully in Section D.4.2, "Floating-Point Convert to Integer Model," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Except for trap-enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

Do not use this instruction if the floating point register contains paired-single formatted data.

(programmers note: A **stiwz** instruction should be used to store the 32 bit resultant integer because bits 0–31 of **fr**D are undefined. A store double-precision instruction, e.g., **stfd**, will store the 64 bit result but 4 superfluous bytes are stored (bits **fr**D[0-31]). This may cause wasted bus traffic.)

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF (undefined), FR, FI, FX, XX, VXSNAN, VXCVI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

fctiwzx fctiwzx

Floating Convert to Integer Word with Round toward Zero (x'FC00 001E')

fctiwz frD,frB (Rc = 0)fctiwz. frD,frB (Rc = 1)

Reserved

	63	D	0 0 0 0 0	В	15	Rc
0	5	6 10	11 15	16 20	21 30	31

The floating-point operand in register **fr**B is converted to a 32-bit signed integer, using the rounding mode round toward zero, and placed in bits 32–63 of **fr**D. Bits 0–31 of **fr**D are undefined.

If the operand in $\mathbf{fr}B$ is greater than $2^{31} - 1$, bits 32-63 of $\mathbf{fr}D$ are set to $0x7FFF_FFFF$.

If the operand in frB is less than -2^{31} , bits 32–63 of frD are set to 0x 8000_0000.

The conversion is described fully in Section D.4.2, "Floating-Point Convert to Integer Model" in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Except for trap-enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

Do not use this instruction if the floating point register contains paired-single formatted data.

(Programmers Note: A **stiwz** instruction should be used to store the 32 bit resultant integer because bits 0–31 of **fr**D are undefined. A store double-precision instruction, e.g., **stfd**, will store the 64 bit result but 4 superfluous bytes are stored (bits **fr**D[0-31]). This may cause wasted bus traffic.)

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF (undefined), FR, FI, FX, XX, VXSNAN, VXCVI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

 $fdiv_X$ $fdiv_X$

Floaiting Divide (Double-Precision),(x'FC00 0024')

fdiv frD,frA,frB (Rc = 0)fdiv. frD,frA,frB (Rc = 1)

Reserved

	63	D	А	В	00000	18	Rc
(5	6 10	11 15	16 20	21 25	26	30 31

The floating-point operand in register **fr**A is divided by the floating-point operand in register **fr**B. The remainder is not supplied as a result.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

Floating-point division is based on exponent subtraction and division of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, ZX, XX, VXSNAN, VXIDI, VXZDZ


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fdivsx fdivsx

Floating Divide Single (x'EC00 0024')

fdivs frD,frA,frB (Rc = 0)fdivs. frD,frA,frB (Rc = 1)

Reserved



The floating-point operand in register **fr**A is divided by the floating-point operand in register **fr**B. The remainder is not supplied as a result.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

Floating-point division is based on exponent subtraction and division of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

If the HID2[PSE] = 1 then the quotient is placed in both frD(ps0) and frD(ps1).

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:


Affected: FPRF, FR, FI, FX, OX, UX, ZX, XX, VXSNAN, VXIDI, VXZDZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fmaddx fmaddx

Floating Multiply-Add (Double-Precision),(x'FC00 003A')

 $\label{eq:fmadd} \begin{array}{ll} \textbf{fmadd} & \textbf{frD,frA,frC,frB} & (Rc=0) \\ \textbf{fmadd.} & \textbf{frD,frA,frC,frB} & (Rc=1) \\ \end{array}$



The following operation is performed:

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is added to this intermediate result.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:


Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fmaddsx fmaddsx

Floaiting Multiply-Add Single (x'EC00 003A')

fmadds	frD,frA,frC,frB	(Rc=0)
fmadds.	frD,frA,frC,frB	(Rc = 1)



The followings operation are performed:

```
if HID2[PSE] = 0

then frD \leftarrow (frA * frC) + frB

else frD(ps0) \leftarrow (frA(ps0) * frC(ps0)) + frB(ps0)

frD(ps1) \leftarrow frD(ps0)
```

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is added to this intermediate result.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

If the HID2[PSE] = 1 then the result is placed in both frD(ps0) and frD(ps1).

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

 fmr_X

Floating Move Register(Double-Precision),(x'FC00 0090')

fmr frD,frB (Rc = 0)fmr. frD,frB (Rc = 1)

Reserved

	63	D	0 0 0 0 0	В	72	Rc
0	5	6 10	11 15	16 20	21	30 31

The content of register **fr**B is placed into **fr**D.

When HID2[PSE] = 1 and the content in **fr**B is a double-precision floating point operand, then the operand is copied to **fr**D.

When HID2[PSE] = 1 and the content of $\mathbf{fr}B$ contains a paired-single floating-point operand, the $\mathbf{fr}B[ps0]$ is copied to $\mathbf{fr}D[ps0]$ and the content of $\mathbf{fr}D[ps1]$ is unchanged.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form	
UISA				Х	

fmsubx fmsubx


Floating Multiply-Subtract (Double-Precision),(x'FC00 0038')

fmsub frD,frA,frC,frB

$$(Rc = 0)$$

fmsub. frD,frA,frC,frB

$$(Rc = 1)$$



The following operation is performed:

$$frD \leftarrow [frA * frC] - frB$$

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is subtracted from this intermediate result.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:


Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form	
UISA				А	

fmsubsx fmsubsx

Floating Multiply-Subtact Single (x'EC00 0038')

fmsubs frD,frA,frC,frB (Rc = 0)fmsubs. frD,frA,frC,frB (Rc = 1)



The following operations are performed:

```
if HID2[PSE] = 0
then frD \leftarrow [frA * frC] - frB
else frD(ps0) \leftarrow [frA(ps0) * frC(ps0)] - frB(ps0)
frD(ps1) \leftarrow frD(ps0)
```

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is subtracted from this intermediate result.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

If the HID2[PSE] = 1 then the result is placed in both frD(ps0) and frD(ps1).

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form	
UISA				А	

 $fmul_X$

Floating Multiply (Double-Precision),(x'FC00 0032')

fmul frD,frA,frC (Rc = 0)fmul. frD,frA,frC (Rc = 1)

Reserved

6	3	D		А			00000	С		25		Rc
0	5	6	10	11	15	16	20	21	25	26	30	31

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form	
UISA				А	

 $fmuls_X$ $fmuls_X$

Floating Multiply Single (x'EC00 0032')

fmuls frD,frA,frC (Rc = 0)fmuls. frD,frA,frC (Rc = 1)

Reserved

	59	D	А	00000	С	25	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
if HID2[PSE] = 0
then frD \leftarrow frA * frC
else frD(ps0) \leftarrow frA(ps0) * frC(ps0)
frD(ps1) \leftarrow frD(ps0)
```

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

If the HID2[PSE] = 1 then the result is placed in both $\mathbf{fr}D(ps0)$ and $\mathbf{fr}D(ps1)$.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX

(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXIMZ


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fnabsx fnabsx

Floating Negative Absolute Value (x'FC00 0110')

fnabs frD,frB (Rc = 0)fnabs. frD,frB (Rc = 1)

Reserved



The contents of register **fr**B with bit 0 set are placed into **fr**D.

Note that the **fnabs** instruction treats NaNs just like any other kind of value. That is, the sign bit of a NaN may be altered by **fnabs**. This instruction does not alter the FPSCR.

Other registers altered:

• Condition Register (CR1 field):


Affected: FX, FEX, VX, OX (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

fnegx fnegx

Floating Negate (x'FC00 0050')

Reserved



The contents of register **fr**B with bit 0 inverted are placed into **fr**D.

Note that the **fneg** instruction treats NaNs just like any other kind of value. That is, the sign bit of a NaN may be altered by **fneg**. This instruction does not alter the FPSCR.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX


(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

fnmaddx fnmaddx

Floating Negative Multiply-Add (Double-Precision),(x'FC00 003E')

 $\begin{array}{lll} \textbf{fnmadd} & \textbf{frD,frA,frC,frB} & (Rc=0) \\ \textbf{fnmadd.} & \textbf{frD,frA,frC,frB} & (Rc=1) \\ \end{array}$



The following operation is performed:

$$frD \leftarrow - ([frA * frC] + frB)$$

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is added to this intermediate result. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **fr**D.

This instruction produces the same result as would be obtained by using the Floating Multiply-Add ($\mathbf{fmadd}x$) instruction and then negating the result, with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Α

fnmaddsx

fnmaddsx

Floating Negative Multiply-Add Single (x'EC00 003E')

fnmadds frD,frA,frC,frB (Rc = 0)fnmadds. frD,frA,frC,frB (Rc = 1)

	59	D	А	В	С	31	Rc
0	5	6 10	11 15	16 20		26 30	31

The following operations are performed:

```
if HID2[PSE] = 0
then frD \leftarrow -([frA * frC] + frB)
else frD(ps0) \leftarrow -([frA(ps0) * frC(ps0)] + frB(ps0))
frD(ps1) \leftarrow frD(ps0)
```

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is added to this intermediate result. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **fr**D.

This instruction produces the same result as would be obtained by using the Floating Multiply-Add Single (**fmadds***x*) instruction and then negating the result, with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

If the HID2[PSE] = 1 then the result is placed in both frD(ps0) and frD(ps1).

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if
$$Rc = 1$$
)

• Floating-Point Status and Control Register:


Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fnmsubx fnmsubx

Floating Negative Multiply-Subtract (Double-Precision), (x'FC00 003C')

fnmsub frD,frA,frC,frB (Rc = 0)fnmsub. frD,frA,frC,frB (Rc = 1)



The following operation is performed:

$$frD \leftarrow - ([frA * frC] - frB)$$

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is subtracted from this intermediate result.

If the most-significant bit of the resultant significand is not one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **fr**D.

This instruction produces the same result obtained by negating the result of a Floating Multiply-Subtract (fmsubx) instruction with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field)

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fnmsubsx

fnmsubsx

Floating Negative Multiply-Subtract Single (x'EC00 003C')

 $\begin{array}{lll} \textbf{fnmsubs} & \textbf{frD,frA,frC,frB} & (Rc=0) \\ \textbf{fnmsubs.} & \textbf{frD,frA,frC,frB} & (Rc=1) \\ \end{array}$



The following operations are performed:

```
if HID2[PSE] = 0

then \mathbf{frD} \leftarrow -([\mathbf{frA} * \mathbf{frC}] - \mathbf{frB})

else \mathbf{frD}(ps0) \leftarrow -([\mathbf{frA}(ps0) * \mathbf{frC}(ps0)] - \mathbf{frB}(ps0))

\mathbf{frD}(ps1) \leftarrow \mathbf{frD}(ps0)
```

The floating-point operand in register **fr**A is multiplied by the floating-point operand in register **fr**C. The floating-point operand in register **fr**B is subtracted from this intermediate result.

If the most-significant bit of the resultant significand is not one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **fr**D.

This instruction produces the same result obtained by negating the result of a Floating Multiply-Subtract Single (**fmsubs***x*) instruction with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

If the HID2[PSE] = 1 then the result is placed in both frD(ps0) and frD(ps1).


Other registers altered:

- Condition Register (CR1 field)
 Affected: FX, FEX, VX, OX(if Rc = 1)
- Floating-Point Status and Control Register:
 Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Α

fres*x* fres*x*

Floating Reciprocal Estimate Single (x'EC00 0030')



```
if HID2[PSE] = 0

then \mathbf{fr}D \leftarrow \text{estimate}[1/\mathbf{fr}B]

else \mathbf{fr}D(\text{ps0}) \leftarrow \text{estimate}[1/\mathbf{fr}B(\text{ps0})]

\mathbf{fr}D(\text{ps1}) \leftarrow \mathbf{fr}D(\text{ps0})
```

A single-precision estimate of the reciprocal of the floating-point operand in register **fr**B is placed into register **fr**D. The estimate placed into register **fr**D is correct to a precision of one part in 4096 of the reciprocal of **fr**B. That is,

$$ABS\left(\frac{\text{estimate}-\left(\frac{1}{x}\right)}{\left(\frac{1}{x}\right)}\right) \le \frac{1}{(4096)}$$

where x is the initial value in frB. Note that the value placed into register frD may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the operand is summarized below:

<u>Operand</u>	Result	Exception
_	-0	None
-0	_*	ZX
+0	+*	ZX
+	+0	None
SNaN	QNaN**	VXSNAN
QNaN	QNaN	None

Notes: * No result if FPSCR[ZE] = 1 ** No result if FPSCR[VE] = 1

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

IBM Confidential

NOTE: The PowerPC architecture makes no provision for a double-precision version of the **fres***x* instruction. This is because graphics applications are expected to need only the single-precision version, and no other important performance-critical applications are expected to require a double-precision version of the **fres***x* instruction.

If the HID2[PSE] = 1 then the result is placed in both frD(ps0) and frD(ps1).

This instruction is optional in the PowerPC architecture. Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:


Affected: FPRF, FR (undefined), FI (undefined), FX, OX, UX, ZX, VXSNAN

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA			YES	А

frspx frspx

Floating Round to Single (x'FC00 0018')

 $\begin{array}{lll} \textbf{frsp} & \textbf{frD,frB} & (Rc=0) \\ \textbf{frsp.} & \textbf{frD,frB} & (Rc=1) \\ \end{array}$



If HID2[PSE] = 0 then the floating-point operand in register $\mathbf{fr}B$ is rounded to single-precision using the rounding mode specified by FPSCR[RN] and placed into $\mathbf{fr}D$.

If HID2[PSE] = 1 then the source operand in register $\mathbf{fr}B$ is rounded to single-precision using the rounding mode specified by FPSCR[RN] and placed into $\mathbf{fr}D(ps0)$. The value in $\mathbf{fr}D(ps1)$ is undefined.

The rounding is described fully in Section D.4.1, "Floating-Point Round to Single-Precision Model," in *The Programming Environments Manual*.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

frsqrtex frsqrtex

Floating Reciprocal Square Root Estimate (x'FC00 0034')

frsqrte frD,frB (Rc = 0)frsqrte. frD,frB (Rc = 1)

Reserved

	63	D	0 0 0 0 0	В	00000	26	Rc
0	5	6 10	11 15	16 20	21 25	26 30	

A double-precision estimate of the reciprocal of the square root of the floating-point operand in register **fr**B is placed into register **fr**D. The estimate placed into register **fr**D is correct to a precision of one part in 4096 of the reciprocal of the square root of **fr**B. That is,

$$ABS \left(\frac{\text{estimate} - \left(\frac{1}{\sqrt{x}}\right)}{\left(\frac{1}{\sqrt{x}}\right)} \right) \leq \frac{1}{4096}$$

where x is the initial value in **fr**B. Note that the value placed into register **fr**D may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the operand is summarized below:

Operand	Result	Exception
_	QNaN**	VXSQRT
<0	QNaN**	VXSQRT
-0	_*	ZX
+0	+*	ZX
+	+0	None
SNaN	QNaN**	VXSNAN
QNaN	QNaN	None

Notes: * No result if FPSCR[ZE] = 1

** No result if FPSCR[VE] = 1

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

NOTE: No single-precision version of the **frsqrte** instruction is provided; however, both **fr**B and **fr**D are representable in single-precision format.

This instruction is optional in the PowerPC architecture.

IBM Confidential

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:


Affected: FPRF, FR (undefined), FI (undefined), FX, ZX, VXSNAN, VXSQRT

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA			Yes	А

fselx

Floating Select (x'FC00 002E')

fsel frD,frA,frC,frB (Rc = 0)fsel. frD,frA,frC,frB (Rc = 1)



The floating-point operand in register $\mathbf{fr}A$ is compared to the value zero. If the operand is greater than or equal to zero, register $\mathbf{fr}D$ is set to the contents of register $\mathbf{fr}C$. If the operand is less than zero or is a NaN, register $\mathbf{fr}D$ is set to the contents of register $\mathbf{fr}B$. The comparison ignores the sign of zero (that is, regards +0 as equal to -0).

Care must be taken in using **fsel** if IEEE compatibility is required, or if the values being tested can be NaNs or infinities.

For examples of uses of this instruction, see Section D.3, "Floating-Point Conversions," and Section D.5, "Floating-Point Selection," in *The Programming Environments Manual*.

This instruction is optional in the PowerPC architecture.

When HID2[PSE] = 1 and the selected source is a double-precision floating-point operand, then the selected operand from **fr**B or **fr**C is copied to **fr**D (as described above).

When HID2[PSE] = 1 and the selected source contains paired-single floating-point operands, only $\mathbf{fr}A(ps0)$ is compared to zero and the selected operand from $\mathbf{fr}B(ps0)$ or $\mathbf{fr}C(ps0)$ is copied to $\mathbf{fr}D[ps0]$. The content of $\mathbf{fr}D[ps1]$ is undefined.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA			Yes	А

fsubx fsubx

Floating Subtract (Double-Precision),(x'FC00 0028')

fsubfrD,frA,frB(Rc = 0)fsub.frD,frA,frB(Rc = 1)

Reserved

Γ	63	D	А	В	00000	20	Rc
C) 5	6 10	11 15	16 20	21 25	26 30	31

The floating-point operand in register **fr**B is subtracted from the floating-point operand in register **fr**A. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to double-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

The execution of the **fsub** instruction is identical to that of **fadd**, except that the contents of **fr**B participate in the operation with its sign bit (bit 0) inverted.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

fsubsx fsubsx

Floating Subtract Single (x'EC00 0028')

fsubsfrD,frA,frB(Rc = 0)fsubs.frD,frA,frB(Rc = 1)

Reserved

	59	D	А	В	00000	20	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
if HID2[PSE] = 0
then frD \( \infty \text{frA} - \text{frB} \)
else frD(ps0) \( \infty \text{frA}(ps0) - \text{frB}(ps0) \)
frD(ps1) \( \infty \text{frD}(ps0) \)
```

The floating-point operand in register **fr**B is subtracted from the floating-point operand in register **fr**A. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D.

The execution of the **fsubs** instruction is identical to that of **fadds**, except that the contents of **fr**B participate in the operation with its sign bit (bit 0) inverted.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1.

If the HID2[PSE] = 1 then the result is placed in both frD(ps0) and frD(ps1).

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX

(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNAN, VXISI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				А

icbi

Instruction Cache Block Invalidate (x'7C00 07AC')

icbi rA,rB

31	00 000	А	В	982	0
0 5	6 10	11 15	16 20	21 30	31

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

If the block containing the byte addressed by EA is in coherency-required mode, and a block containing the byte addressed by EA is in the instruction cache of any processor, the block is made invalid in all such instruction caches, so that subsequent references cause the block to be refetched.

If the block containing the byte addressed by EA is in coherency-not-required mode, and a block containing the byte addressed by EA is in the instruction cache of this processor, the block is made invalid in that instruction cache, so that subsequent references cause the block to be refetched.

The function of this instruction is independent of the write-through, write-back, and caching-inhibited/allowed modes of the block containing the byte addressed by EA.

This instruction is treated as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur. Implementations with a combined data and instruction cache treat the **icbi** instruction as a no-op, except that they may invalidate the target block in the instruction caches of other processors if the block is in coherency-required mode. The **icbi** instruction invalidates the block at EA ($\mathbf{r}A|0 + \mathbf{r}B$). If the processor is a multiprocessor implementation (for example, the 601, 604, or 620) and the block is marked coherency-required, the processor will send an address-only broadcast to other processors causing those processors to invalidate the block from their instruction caches.

For faster processing, many implementations will not compare the entire EA ($\mathbf{r}A|0 + \mathbf{r}B$) with the tag in the instruction cache. Instead, they will use the bits in the EA to locate the set that the block is in, and invalidate all blocks in that set.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				Х

Reserved

isync isync

Instruction Synchronize (x'4C00 012C')

isync

								Reser	ved
	19		00000	0 0 0 0 0		00000	150		0
0	5	6	10	11 15	16	20	21	30	31

The **isync** instruction provides an ordering function for the effects of all instructions executed by a processor. Executing an **isync** instruction ensures that all instructions preceding the **isync** instruction have completed before the **isync** instruction completes, except that memory accesses caused by those instructions need not have been performed with respect to other processors and mechanisms. It also ensures that no subsequent instructions are initiated by the processor until after the **isync** instruction completes. Finally, it causes the processor to discard any prefetched instructions, with the effect that subsequent instructions will be fetched and executed in the context established by the instructions preceding the isync instruction. The **isync** instruction has no effect on the other processors or on their caches.

This instruction is context synchronizing.

Context synchronization is necessary after certain code sequences that perform complex operations within the processor. These code sequences are usually operating system tasks that involve memory management. For example, if an instruction A changes the memory translation rules in the memory management unit (MMU), the **isync** instruction should be executed so that the instructions following instruction A will be discarded from the pipeline and refetched according to the new translation rules.

NOTE: All exceptions and the **rfi** and **sc** instructions are also context synchronizing.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				XL

lbz lbz

Load Byte and Zero (x'8800 0000')

lbz rD,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$. The byte in memory addressed by EA is loaded into the low-order eight bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lbzu lbzu

Load Byte and Zero with Update (x'8C00 0000')

lbzu

rD,d(rA)



EA is the sum $(\mathbf{r}A) + d$. The byte in memory addressed by EA is loaded into the low-order eight bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lbzux lbzux

Load Byte and Zero with Update Indexed (x'7C00 00EE')

lbzux

rD,rA,rB



EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$. The byte in memory addressed by EA is loaded into the low-order eight bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

EA is placed into **r**A.

If $\mathbf{r}A = 0$ or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х


lbzx

Load Byte and Zero Indexed (x'7C00 00AE')

lbzx rD,rA,rB

 $rD \leftarrow (24)0 \mid \mid MEM(EA, 1)$

Reserved



EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The byte in memory addressed by EA is loaded into the low-order eight bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

lfd lfd

Load Floating-Point Double (x'C800 0000')

lfd

frD,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$.

The double word in memory addressed by EA is placed into **fr**D.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lfdu lfdu

Load Floating-Point Double with Update (x'CC00 0000')

lfdu frD,d(rA)



EA is the sum $(\mathbf{r}A) + d$.

The double word in memory addressed by EA is placed into **fr**D.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lfdux lfdux

Load Floating-Point Double with Update Indexed (x'7C00 04EE')

lfdux

frD,rA,rB

	31	D	А	В	631	0
•	0 5	6 10	11 15	16 20	21 30	31

$$EA \leftarrow (rA) + (rB)$$

 $frD \leftarrow MEM(EA, 8)$
 $rA \leftarrow EA$

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$.

The double word in memory addressed by EA is placed into **fr**D.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

• None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х


Reserved

lfdx lfdx

Load Floating-Point Double Indexed (x'7C00 04AE')

lfdx frD,rA,rB

Reserved



```
if rA = 0
then b \leftarrow 0
else b \leftarrow (rA)
EA \leftarrow b + (rB)
frD \leftarrow MEM(EA, 8)
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The double word in memory addressed by EA is placed into **fr**D.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

lfs lfs

Load Floating-Point Single (x'C000 0000')

lfs frD,d(rA)



The word in memory addressed by EA is interpreted as a floating-point single-precision operand.

If HID2[PSE] = 0 then this word is converted to floating-point double-precision and placed into **fr**D.

If HID2[PSE] = 1 then this word is interpreted as a floating-point single-precision operand and placed into $\mathbf{fr}D(ps0)$ and replicated in $\mathbf{fr}D(ps1)$.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lfsu lfsu

Load Floating-Point Single with Update (x'C400 0000')

If su frD, d(rA)



EA is the sum $(\mathbf{r}A) + d$.

The word in memory addressed by EA is interpreted as a floating-point single-precision operand.

If HID2[PSE] = 0 then this word is converted to floating-point double-precision and placed into **fr**D.

If HID2[PSE] = 1 then this word is interpreted as a floating-point single-precision operand and placed into frD(ps0) and replicated in frD(ps1).

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

Ifsux Ifsux

Load Floating-Point Single with Update Indexed (x'7C00 046E')

lfsux

frD,rA,rB

						Reserved
	31	D	А	В	567	0
0	5	6 10	11 15	16 20	21	30 31
	<pre>EA \leftarrow (\mathbf{r}\mathbb{A}) + (\mathbf{r}\mathbb{B}) if \text{HID2[PSE]} = 0 then \mathbf{fr}\mathbb{D} \leftarrow \text{DOUBLE(MEM(EA, 4))} else \mathbf{fr}\mathbb{D}(\text{ps0}) \leftarrow \text{Single(MEM(EA, 4))} \mathbf{fr}\mathbb{D}(\text{ps1}) \leftarrow \text{Single(MEM(EA, 4))} </pre>					
	$\mathtt{r}\mathtt{A}\leftarrow\mathtt{E}\mathtt{A}$					

EA is the sum $(\mathbf{r}A) + d$.

The word in memory addressed by EA is interpreted as a floating-point single-precision operand.

If HID2[PSE] = 0 then this word is converted to floating-point double-precision (see Section D.6, "Floating-Point Load Instructions," in *The Programming Environments Manual*) and placed into **fr**D.

If HID2[PSE] = 1 then this word is interpreted as a floating-point single-precision operand and placed into $\mathbf{fr}D(ps0)$ and replicated in $\mathbf{fr}D(ps1)$.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

lfsx lfsx

Load Floating-Point Single Indexed (x'7C00 042E') **lfsx fr**D,**r**A,**r**B

Reserved



```
then b \leftarrow 0

else b \leftarrow (rA)

EA \leftarrow b + (rB)

if HID2[PSE] = 0

then frD \leftarrow DOUBLE(MEM(EA, 4))

else frD(ps0) \leftarrow Single(MEM(EA, 4))

frD(ps1) \leftarrow Single(MEM(EA, 4))
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The word in memory addressed by EA is interpreted as a floating-point single-precision operand.

If HID2[PSE] = 0 then this word is converted to floating-point double-precision and placed into **fr**D.

If HID2[PSE] = 1 then this word is interpreted as a floating-point single-precision operand and placed into frD(ps0) and replicated in frD(ps1).

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

lha lha

Load Half Word Algebraic (x'A800 0000')

lha rD,d(rA)

 $EA \leftarrow b + EXTS(d)$ $rD \leftarrow EXTS(MEM(EA, 2))$



EA is the sum $(\mathbf{r}A|0) + d$. The half word in memory addressed by EA is loaded into the low-order 16 bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are filled with a copy of the most-significant bit of the loaded half word.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

Ihau Ihau

Load Half Word Algebraic with Update (x'AC00 0000')

lhau rD,d(rA)



EA is the sum $(\mathbf{r}A)$ + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are filled with a copy of the most-significant bit of the loaded half word.

EA is placed into rA.

If $\mathbf{r}A = 0$ or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

Ihaux Ihaux

Load Half Word Algebraic with Update Indexed (x'7C00 02EE')

lhaux

rD,rA,rB

									Rese	rved
	31	D			A		В	3	375	0
0	5	6	10	11	15	16	20	21	30	31
	$EA \leftarrow (\mathbf{r}A) + (\mathbf{r}B)$ $\mathbf{r}D \leftarrow EXTS(MEM(EA, 2))$ $\mathbf{r}A \leftarrow EA$									

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$. The half word in memory addressed by EA is loaded into the low-order 16 bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are filled with a copy of the most-significant bit of the loaded half word.

EA is placed into **r**A.

If $\mathbf{r}A = 0$ or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

Ihax

Load Half Word Algebraic Indexed (x'7C00 02AE')

lhax rD,rA,rB

Reserved



```
if \mathbf{r}A = 0
then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + (\mathbf{r}B)
\mathbf{r}D \leftarrow EXTS(MEM(EA, 2)
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The half word in memory addressed by EA is loaded into the low-order 16 bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are filled with a copy of the most-significant bit of the loaded half word.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

Ihbrx Ihbrx

Load Half Word Byte-Reverse Indexed (x'7C00 062C')

lhbrx

rD,rA,rB

									1	Reserved
	31		D		А		В		790	0
0	5	6	10	11	15	16	20	21		30 31
	if $\mathbf{r}A = 0$ then $b \leftarrow$ else $b \leftarrow$ $EA \leftarrow b +$ $\mathbf{r}D \leftarrow (16$	0 (r A) (r B)	MEM(EA -	+ 1, 1	L) MEM(EA, 1)				

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. Bits 0–7 of the half word in memory addressed by EA are loaded into the low-order eight bits of $\mathbf{r}D$. Bits 8–15 of the half word in memory addressed by EA are loaded into the subsequent low-order eight bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

The PowerPC architecture cautions programmers that some implementations of the architecture may run the **lhbrx** instructions with greater latency than other types of load instructions.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

lhz lhz

Load Half Word and Zero (x'A000 0000')

lhz rD,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$. The half word in memory addressed by EA is loaded into the low-order 16 bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lhzu lhzu

Load Half Word and Zero with Update (x'A400 0000')

lhzu

rD,d(rA)



EA is the sum $(\mathbf{r}A) + d$. The half word in memory addressed by EA is loaded into the low-order 16 bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

EA is placed into **r**A.

If $\mathbf{r}A = 0$ or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D


Ihzux Ihzux

Load Half Word and Zero with Update Indexed (x'7C00 026E')

lhzux

rD,rA,rB

Reserved



EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$. The half word in memory addressed by EA is loaded into the low-order 16 bits of $\mathbf{r}D$. The remaining bits in $\mathbf{r}D$ are cleared.

EA is placed into rA.

If $\mathbf{r}A = 0$ or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

Ihzx Ihzx

Load Half Word and Zero Indexed (x'7C00 022E')

lhzx rD,rA,rB

Reserved



```
if \mathbf{r}A = 0
then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
\mathtt{EA} \leftarrow \mathtt{b} + (\mathbf{r}\mathtt{B})
\mathbf{r}D \leftarrow (16)0 | | MEM(EA, 2)
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The half word in memory addressed by EA is loaded into the low-order 16 bits of **r**D. The remaining bits in **r**D are cleared.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

lmw lmw

Load Multiple Word (x'B800 0000')

lmw rD,d(rA)

```
if \mathbf{r}A = 0

then b \leftarrow 0

else b \leftarrow (\mathbf{r}A)

EA \leftarrow b + EXTS(d)

r \leftarrow \mathbf{r}D

do while r \le 31

GPR(r) \leftarrow MEM(EA, 4)

r \leftarrow r + 1

EA \leftarrow EA + 4
```

EA is the sum $(\mathbf{r}A|0) + d$.

$$n = (32 - rD).$$

n consecutive words starting at EA are loaded into GPRs **r**D through **r31**.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined. For additional information about alignment and DSI exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in *The Programming Environments Manual*.

If $\mathbf{r}A$ is in the range of registers specified to be loaded, including the case in which $\mathbf{r}A = 0$, the instruction form is invalid.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

Iswi

Load String Word Immediate (x'7C00 04AA')

lswi rD,rA,NB

Reserved



EA is $(\mathbf{r}A \mid 0)$.

Let n = NB if NB = 0, n = 32 if NB = 0; n is the number of bytes to load.

Let nr = CEIL(n, 4); nr is the number of registers to be loaded with data.

n consecutive bytes starting at EA are loaded into GPRs **r**D through **r**D + nr - 1.

Bytes are loaded left to right in each register. The sequence of registers wraps around to $\mathbf{r0}$ if required. If the 4 bytes of register $\mathbf{rD} + nr - 1$ are only partially filled, the unfilled low-order byte(s) of that register are cleared.

If $\mathbf{r}A$ is in the range of registers specified to be loaded, including the case in which $\mathbf{r}A = 0$, the instruction form is invalid.

Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked. For additional information about data alignment exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in *The Programming Environments Manual*. Note that, in some implementations, this instruction is likely to have greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

Load String Word Indexed (x'7C00 042A')

lswx rD,rA,rB

Iswx

Reserved



EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. Let n = XER[25-31]; n is the number of bytes to load. Let $nr = CEIL(n \ 4)$; nr is the number of registers to receive data. If n > 0, n consecutive bytes starting at EA are loaded into GPRs $\mathbf{r}D$ through $\mathbf{r}D + nr - 1$. Bytes are loaded left to right in each register. The sequence of registers wraps around through $\mathbf{r}\mathbf{0}$ if required. If the four bytes of $\mathbf{r}D + nr - 1$ are only partially filled, the unfilled low-order byte(s) of that register are cleared. If n = 0, the contents of $\mathbf{r}D$ are undefined.

If $\mathbf{r}A$ or $\mathbf{r}B$ is in the range of registers specified to be loaded, including the case in which $\mathbf{r}A = 0$, either the system illegal instruction error handler is invoked or the results are boundedly undefined. If $\mathbf{r}D = \mathbf{r}A$ or $\mathbf{r}D = \mathbf{r}B$, the instruction form is invalid; If $\mathbf{r}D$ and $\mathbf{r}A$ both specify GPR0, the form is invalid.

Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked. For additional information about data alignment exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in *The Programming Environments Manual*.

NOTE: In some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered: None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

lwarx lwarx

Load Word and Reserve Indexed (x'7C00 0028')

lwarx rD,rA,rB

	31	D		А	В	20	0
0	5	6	10 11	15	16 20	21	30 3
	if -7 - 0	1					

if $\mathbf{r}A = 0$ then $b \leftarrow 0$ else $b \leftarrow (\mathbf{r}A)$ $EA \leftarrow b + (\mathbf{r}B)$ RESERVE $\leftarrow 1$ RESERVE_ADDR \leftarrow physical_addr(EA) $\mathbf{r}D \leftarrow \text{MEM}(EA.4)$

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The word in memory addressed by EA is loaded into **r**D.

This instruction creates a reservation for use by a store word conditional indexed (**stwcx.**)instruction. The physical address computed from EA is associated with the reservation, and replaces any address previously associated with the reservation.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined. For additional information about alignment and DSI exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in *The Programming Environments Manual*.

When the RESERVE bit is set, the processor enables hardware snooping for the block of memory addressed by the RESERVE address. If the processor detects that another processor writes to the block of memory it has reserved, it clears the RESERVE bit. The **stwcx.** instruction will only do a store if the RESERVE bit is set. The **stwcx.** instruction sets the CR0[EQ] bit if the store was successful and clears it if it failed. The **lwarx** and **stwcx.** combination can be used for atomic read-modify-write sequences. Note that the atomic sequence is not guaranteed, but its failure can be detected if CR0[EQ] = 0 after the **stwcx.** instruction.

Other registers altered:

None

Powe	erPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
	UISA				Х

□ Reserved


lwbrx lwbrx

Load Word Byte-Reverse Indexed (x'7C00 042C')

lwbrx rD,rA,rB

Reserved

0



EA is the sum $(\mathbf{r}A|0) + \mathbf{r}B$. Bits 0–7 of the word in memory addressed by EA are loaded into the low-order 8 bits of rD. Bits 8–15 of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of rD. Bits 16–23 of the word in memory addressed by EA are loaded into the subsequent low-order eight bits of rD. Bits 24–31 of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of **r**D.

The PowerPC architecture cautions programmers that some implementations of the architecture may run the lwbrx instructions with greater latency than other types of load instructions.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

Iwz Iwz

Load Word and Zero (x'8000 0000')

lwz rD,d(rA)



if
$$\mathbf{r}A = 0$$

then $b \leftarrow 0$
else $b \leftarrow (\mathbf{r}A)$
 $EA \leftarrow b + EXTS(d)$
 $\mathbf{r}D \leftarrow MEM(EA, 4)$

EA is the sum $(\mathbf{r}A|0) + d$. The word in memory addressed by EA is loaded into $\mathbf{r}D$.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lwzu

Load Word and Zero with Update (x'8400 0000')

lwzu rD,d(rA)



EA is the sum $(\mathbf{r}A) + d$. The word in memory addressed by EA is loaded into $\mathbf{r}D$.

EA is placed into rA.

 $\mathbf{r} \mathtt{A} \leftarrow \mathtt{E} \mathtt{A}$

If $\mathbf{r}A = 0$, or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

lwzux lwzux

Load Word and Zero with Update Indexed (x'7C00 006E')

lwzux

rD,rA,rB



$$EA \leftarrow (\mathbf{r}A) + (\mathbf{r}B)$$

$$rD \leftarrow MEM(EA, 4)$$

$$\mathbf{r}$$
A \leftarrow EA

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$. The word in memory addressed by EA is loaded into $\mathbf{r}D$

EA is placed into **r**A.

If $\mathbf{r}A = 0$, or $\mathbf{r}A = \mathbf{r}D$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

lwzx

Load Word and Zero Indexed (x'7C00 002E')

lwzx rD,rA,rB

Reserved



```
if \mathbf{r}A = 0
then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + \mathbf{r}B
\mathbf{r}D \leftarrow \text{MEM}(EA, 4)
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The word in memory addressed by EA is loaded into $\mathbf{r}D$.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

mcrf mcrf

Move Condition Register Field (x'4C00 0000')

mcrf crfD,crfS

Reserved



$$\texttt{CR[4* crf} \texttt{D-4* crf} \texttt{D} + \texttt{3]} \leftarrow \texttt{CR[4* crf} \texttt{S-4* crf} \texttt{S} + \texttt{3]}$$

The contents of condition register field crfS are copied into condition register field crfD. All other condition register fields remain unchanged.

Other registers altered:

Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, SO


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XL

mcrfs mcrfs

Move to Condition Register from FPSCR (x'FC00 0080')

mcrfs crfD,crfS

Reserved



The contents of FPSCR field **crf**S are copied to CR field **crf**D. All exception bits copied (except FEX and VX) are cleared in the FPSCR.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: FX, FEX, VX, OX

• Floating-Point Status and Control Register:

Affected: FX, OX (if $\mathbf{crf}S = 0$)

Affected: UX, ZX, XX, VXSNAN (if **crf**S = 1)

Affected: VXISI, VXIDI, VXZDZ, VXIMZ (if **crf**S = 2)

Affected: VXVC (if **crf**S = 3)

Affected: VXSOFT, VXSQRT, VXCVI (if **crf**S = 5)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

mcrxr mcrxr

Move to Condition Register from XER (x'7C00 0400')

mcrxr crfD

Reserved



$$CR[4* crfD , 4* crfD + 3] \leftarrow XER[0-3]$$

 $XER[0-3] \leftarrow 0b0000$

The contents of XER[0–3] are copied into the condition register field designated by **crf**D. All other fields of the condition register remain unchanged. XER[0–3] is cleared.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, SO

• XER[0-3]


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

mfcr mfcr

Move from Condition Register (x'7C00 0026')

mfcr rD

Reserved



The contents of the condition register (CR) are placed into rD.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

 mffs_X mffs_X

Move from FPSCR (x'FC00 048E')

Reserved



 $frD[32-63] \leftarrow FPSCR$

The contents of the floating-point status and control register (FPSCR) are placed into the low-order bits of register **fr**D. The high-order bits of register **fr**D are undefined.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX

(if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

mfmsr mfmsr

Move from Machine State Register (x'7C00 00A6')

mfmsr rD

Reserved



 \mathbf{r} D \leftarrow MSR

The contents of the MSR are placed into **r**D.

This is a supervisor-level instruction.

Other registers altered


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	Yes			Х

mfspr mfspr

Move from Special-Purpose Register (x'7C00 02A6')

mfspr rD,SPR

Reserved



*Note: This is a split field.

 $n \leftarrow \text{spr}[5-9] \mid | \text{spr}[0-4]$ $\mathbf{r}D \leftarrow \text{SPR}(n)$

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 12-9. The contents of the designated special purpose register are placed into **r**D.

Table 12-9. Gekko UISA SPR Encodings for mfspr

	SPR**		Register Name	
Decimal	spr[5–9]	spr[0-4]		
1	00000	00001	XER	
8	00000	01000	LR	
9	00000	01001	CTR	

^{**} Note that the order of the two 5-bit halves of the SPR number is reversed compared with the actual instruction coding.

If the SPR field contains any value other than one of the values shown in Table 12-9 (and the processor is in user mode), one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

Other registers altered:

None

Simplified mnemonics:

mfxerrD	equivalent to	mfspr rD,1
mflr rD	equivalent to	mfspr rD,8
mfctrrD	equivalent to	mfspr rD,9

IBM Confidential

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 12-10. The contents of the designated SPR are placed into **r**D.

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 12-10. If the SPR[0] = 0 (Access type User), the contents of the designated SPR are placed into **r**D.

SPR[0] = 1 if and only if reading the register is supervisor-level. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 will result in a privileged instruction type program exception.

If MSR[PR] = 1, the only effect of executing an instruction with an SPR number that is not shown in Table 12-10 and has SPR[0] = 1 is to cause a supervisor-level instruction type program exception or an illegal instruction type program exception. For all other cases, MSR[PR] = 0 or SPR[0] = 0.

If the SPR field contains any value that is not shown in Table 12-10, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Table 12-10. Gekko OEA SPR Encodings for mfspr

	SPR		Register	Access
Decimal	spr[5–9]	spr[0-4]	Name	Access
1	00000	00001	XER	User
8	00000	01000	LR	User
9	00000	01001	CTR	User
18	00000	10010	DSISR	Supervisor
19	00000	10011	DAR	Supervisor
22	00000	10110	DEC	Supervisor
25	00000	11001	SDR1	Supervisor
26	00000	11010	SRR0	Supervisor
27	00000	11011	SRR1	Supervisor
272	01000	10000	SPRG0	Supervisor
273	01000	10001	SPRG1	Supervisor
274	01000	10010	SPRG2	Supervisor
275	01000	10011	SPRG3	Supervisor
282	01000	11010	EAR	Supervisor
287	01000	11111	PVR	Supervisor
528	10000	10000	IBAT0U	Supervisor
529	10000	10001	IBAT0L	Supervisor
530	10000	10010	IBAT1U	Supervisor
531	10000	10011	IBAT1L	Supervisor
532	10000	10100	IBAT2U	Supervisor
533	10000	10101	IBAT2L	Supervisor
534	10000	10110	IBAT3U	Supervisor
535	10000	10111	IBAT3L	Supervisor

Table 12-10. Gekko OEA SPR Encodings for mfspr (Continued)

	SPR		Register	10000
Decimal	spr[5-9]	spr[0-4]	Name	Access
536	10000	11000	DBAT0U	Supervisor
537	10000	11001	DBAT0L	Supervisor
538	10000	11010	DBAT1U	Supervisor
539	10000	11011	DBAT1L	Supervisor
540	10000	11100	DBAT2U	Supervisor
541	10000	11101	DBAT2L	Supervisor
542	10000	11110	DBAT3U	Supervisor
543	10000	11111	DBAT3L	Supervisor
912	11100	10000	GQR0	Supervisor
913	11100	10001	GQR1	Supervisor
914	11100	10010	GQR2	Supervisor
915	11100	10011	GQR3	Supervisor
916	11100	10100	GQR4	Supervisor
917	11100	10101	GQR5	Supervisor
918	11100	10110	GQR6	Supervisor
919	11100	10111	GQR7	Supervisor
920	11100	11000	HID2	Supervisor
921	11100	11001	WPAR	Supervisor
922	11100	11010	DMA_U	Supervisor
923	11100	11011	DMA_L	Supervisor
936	11101	01000	UMMCR0	User
937	11101	01001	UPMC1	User
938	11101	01010	UPMC2	User
939	11101	01011	USIA	User
940	11101	01100	UMMCR1	User
941	11101	01101	UPMC3	User
942	11101	01110	UPMC4	User
943	11101	01111	USDA	User
952	11101	11000	MMCR0	Supervisor
953	11101	11001	PMC1	Supervisor
954	11101	11010	PMC2	Supervisor
955	11101	11011	SIA	Supervisor
956	11101	11100	MMCR1	Supervisor
957	11101	11101	PMC3	Supervisor
958	11101	11110	PMC4	Supervisor
959	11101	11111	SDA	Supervisor
1008	11111	10000	HID0	Supervisor
1009	11111	10001	HID1	Supervisor
1010	11111	10010	IABR	Supervisor

Table 12-10. Gekko OEA SPR Encodings for mfspr (Continued)

	SPR		Register	Access
Decimal	spr[5–9]	spr[0-4]	Name	Access
1013	11111	10101	DABR	Supervisor
1017	11111	11001	L2CR	Supervisor
1019	11111	11011	ICTC	Supervisor
1020	11111	11100	THRM1	Supervisor
1021	11111	11101	THRM2	Supervisor
1022	11111	11110	THRM3	Supervisor

¹Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding.

For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA/OEA	Yes*			XFX


^{*} Note that **mfspr** is supervisor-level only if SPR[0] = 1.

mfsr mfsr

Move from Segment Register (x'7C00 04A6')

mfsr rD,SR

Reserved



rD ← SEGREG(SR)

The contents of the segment register SR are copied into rD.

This is a supervisor-level instruction.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	Yes			Х

mfsrin mfsrin

Move from Segment Register Indirect (x'7C00 0526')

mfsrin rD,rB

Reserved



 $rD \leftarrow SEGREG(rB[0-3])$

The contents of the segment register selected by bits 0–3 of **r**B are copied into **r**D.

This is a supervisor-level instruction.

NOTE: The **r**A field is not defined for the **mfsrin** instruction in the PowerPC architecture. However, **mfsrin** performs the same function in the PowerPC architecture as does the **mfsri** instruction in the POWER architecture (if $\mathbf{r}A = 0$).

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	Yes			X

mftb mftb

Move from Time Base (x'7C00 02E6')

mftb rD,TBR

Reserved

	31	D	tbr*	371 0
0	5	6 10	11 20	21 30 31

*Note: This is a split field.

```
n \leftarrow \text{tbr}[5-9] \mid \mid \text{tbr}[0-4]
if n = 268
then \mathbf{r}D \leftarrow \text{TBL}
else if n = 269
then \mathbf{r}D \leftarrow \text{TBU}
else error(invalid TBR field)
```

The contents of TBL or TBU are copied into rD, as designated by the value in TBR, encoded as shown here.

Table 12-11. TBR Encodings for mftb

	TBR*	Register	Access		
Decimal	tbr[5-9] tbr[0-4]		Name	Access	
268	01000	01100	TBL	User	
269	01000	01101	TBU	User	

^{*}Note that the order of the two 5-bit halves of the TBR number is reversed.

If the TBR field contains any value other than one of the values shown in Table 12-11, then one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

Important Note: Some implementations may implement **mftb** and **mfspr** identically, therefore, a TBR number should not match an SPR number.

For more information on the time base refer to Section 2.2, "PowerPC VEA Register Set—Time Base," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Other registers altered:

IBM Confidential

Simplified mnemonics:


mftb rDequivalent tomftbrD,268mftburDequivalent tomftbrD,269

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
VEA				XFX

mtcrf mtcrf

Move to Condition Register Fields (x'7C00 0120')

mtcrf CRM,rS



The contents of **rS** are placed into the condition register under control of the field mask specified by CRM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0–7. If CRM(i) = 1, CR field i (CR bits 4 * i through 4 * i + 3) is set to the contents of the corresponding field of **rS**.

NOTE: Updating a subset of the eight fields of the condition register may have substantially poorer performance on some implementations than updating all of the fields.

Other registers altered:

• CR fields selected by mask

Simplified mnemonics:

mtcr rS

equivalent to

mtcrf 0xFF,rS

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XFX

mtfsb0x mtfsb0x

Move to FPSCR Bit 0 (x'FC00 008C')

mtfsb0crbD(Rc = 0)mtfsb0.crbD(Rc = 1)

Reserved

	63		crbD		0 0 0 0 0		C	0000			70	Rc
()	5	6	10	11	15	16	;	20	21		30 31

 $FPSRC(\mathbf{crb}D) \leftarrow 0$

Bit **crb**D of the FPSCR is cleared.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPSCR bit crbD

NOTE: Bits 1 and 2 (FEX and VX) cannot be explicitly cleared.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

mtfsb1x mtfsb1x

Move to FPSCR Bit 1 (x'FC00 004C')

mtfsb1crbD(Rc = 0)mtfsb1.crbD(Rc = 1)

Reserved

63		crbD	0 0 0 0 0		00000			38	Rc
0 5	5	6 10	11	15	16	20	21	30	31

 $FPSRC(\mathbf{crb}D) \leftarrow 1$

Bit **crb**D of the FPSCR is set.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPSCR bit crbD and FX

NOTE: Bits 1 and 2 (FEX and VX) cannot be explicitly set.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

 mtfsf_X mtfsf_X

Move to FPSCR Fields (x'FC00 058E')

mtfsf FM,frB (Rc = 0)mtfsf. FM,frB (Rc = 1)

Reserved

	63	0	FM	0	В		711	Rc
0	5	6	7	14 15	16	20	21	30 31

The low-order 32 bits of **fr**B are placed into the FPSCR under control of the field mask specified by FM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0–7. If FM[i] = 1, FPSCR field i (FPSCR bits 4 * i through 4 * i + 3) is set to the contents of the corresponding field of the low-order 32 bits of register **fr**B.

FPSCR[FX] is altered only if FM[0] = 1.

Updating fewer than all eight fields of the FPSCR may have substantially poorer performance on some implementations than updating all the fields.

When FPSCR[0–3] is specified, bits 0 (FX) and 3 (OX) are set to the values of **fr**B[32] and **fr**B[35] (that is, even if this instruction causes OX to change from 0 to 1, FX is set from **fr**B[32] and not by the usual rule that FX is set when an exception bit changes from 0 to 1). Bits 1 and 2 (FEX and VX) are set according to the usual rule and not from **fr**B[33–34].

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPSCR fields selected by mask


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				XFL

mtfsfix mtfsfix

Move to FPSCR Field Immediate (x'FC00 010C')

mtfsfi crfD,IMM (Rc = 0)mtfsfi crfD,IMM (Rc = 1)

Reserved



The value of the IMM field is placed into FPSCR field **crf**D.

FPSCR[FX] is altered only if $\mathbf{crf}D = 0$.

When FPSCR[0–3] is specified, bits 0 (FX) and 3 (OX) are set to the values of IMM[0] and IMM[3] (that is, even if this instruction causes OX to change from 0 to 1, FX is set from IMM[0] and not by the usual rule that FX is set when an exception bit changes from 0 to 1). Bits 1 and 2 (FEX and VX) are set according to the usual rule and not from IMM[1–2].

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX(if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPSCR field crfD


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

mtmsr mtmsr

Move to Machine State Register (x'7C00 0124')

mtmsr rS

Reserved



The contents of **r**S are placed into the MSR.

This is a supervisor-level instruction. It is also an execution synchronizing instruction except with respect to alterations to the POW and LE bits. Refer to Section 2.3.18, "Synchronization Requirements for Special Registers and for Lookaside Buffers" in the the *PowerPC Microprocessor Family: The Programming Environments* manual for more information.

In addition, alterations to the MSR[EE] and MSR[RI] bits are effective as soon as the instruction completes. Thus if MSR[EE] = 0 and an external or decrementer exception is pending, executing an **mtmsr** instruction that sets MSR[EE] = 1 will cause the external or decrementer exception to be taken before the next instruction is executed, if no higher priority exception exists.

Other registers altered:

MSR

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	Yes			Х

mtspr mtspr

Move to Special-Purpose Register (x'7C00 03A6')

mtspr SPR,rS

Reserved

	31	S		spr*	467		0
(5	6 1) 11	20	21	30	31

*Note: This is a split field.

 $n \leftarrow \text{spr}[5-9] \mid\mid \text{spr}[0-4]$

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 12-12. The contents of **r**S are placed into the designated special-purpose register

Table 12-12. Gekko UISA SPR Encodings for mtspr

	SPR**	Pogistor Namo		
Decimal	spr[5–9]	spr[0-4]	Register Name	
1	00000	00001	XER	
8	00000	01000	LR	
9	00000	01001	CTR	

^{**} Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding.

If the SPR field contains any value other than one of the values shown in Table 12-12, and the processor is operating in user mode, one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor instruction error handler is invoked.
- The results are boundedly undefined.

Simplified mnemonics:

mtxerrD	equivalent to	mtspr 1,rD
mtlr rD	equivalent to	mtspr 8,rD
mtctrrD	equivalent to	mtspr 9,rD

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 12-13. The contents of **rS** are placed into the designated special-purpose registerIn the PowerPC UISA, if the SPR[0]=0 (Access is User) the contents of **rS** are placed into the designated special-purpose register

IBM Confidential

For this instruction, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered.

The value of SPR[0] = 1 if and only if writing the register is a supervisor-level operation. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 results in a privileged instruction type program exception.

If MSR[PR] = 1 then the only effect of executing an instruction with an SPR number that is not shown in Table 12-13 and has SPR[0] = 1 is to cause a privileged instruction type program exception or an illegal instruction type program exception. For all other cases, MSR[PR] = 0 or SPR[0] = 0, if the SPR field contains any value that is not shown in Table 12-13, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Other registers altered:

See Table 12-13.

Table 12-13. Gekko OEA SPR Encodings for mtspr

	SPR			Access
Decimal	spr[5–9]	spr[0-4]	Name	Access
1	00000	00001	XER	User
8	00000	01000	LR	User
9	00000	01001	CTR	User
18	00000	10010	DSISR	Supervisor
19	00000	10011	DAR	Supervisor
22	00000	10110	DEC	Supervisor
25	00000	11001	SDR1	Supervisor
26	00000	11010	SRR0	Supervisor
27	00000	11011	SRR1	Supervisor
272	01000	10000	SPRG0	Supervisor
273	01000	10001	SPRG1	Supervisor
274	01000	10010	SPRG2	Supervisor
275	01000	10011	SPRG3	Supervisor
282	01000	11010	EAR	Supervisor
284	01000	11100	TBL	Supervisor
285	01000	11101	TBU	Supervisor
528	10000	10000	IBAT0U	Supervisor
529	10000	10001	IBAT0L	Supervisor
530	10000	10010	IBAT1U	Supervisor
531	10000	10011	IBAT1L	Supervisor
532	10000	10100	IBAT2U	Supervisor
533	10000	10101	IBAT2L	Supervisor
534	10000	10110	IBAT3U	Supervisor

Table 12-13. Gekko OEA SPR Encodings for mtspr (Continued)

	SPR		Register	Access
Decimal	spr[5–9]	spr[0-4]	Name	Access
535	10000	10111	IBAT3L	Supervisor
536	10000	11000	DBAT0U	Supervisor
537	10000	11001	DBAT0L	Supervisor
538	10000	11010	DBAT1U	Supervisor
539	10000	11011	DBAT1L	Supervisor
540	10000	11100	DBAT2U	Supervisor
541	10000	11101	DBAT2L	Supervisor
542	10000	11110	DBAT3U	Supervisor
543	10000	11111	DBAT3L	Supervisor
912	11100	10000	GQR0	Supervisor
913	11100	10001	GQR1	Supervisor
914	11100	10010	GQR2	Supervisor
915	11100	10011	GQR3	Supervisor
916	11100	10100	GQR4	Supervisor
917	11100	10101	GQR5	Supervisor
918	11100	10110	GQR6	Supervisor
919	11100	10111	GQR7	Supervisor
920	11100	11000	HID2	Supervisor
921	11100	11001	WPAR	Supervisor
922	11100	11010	DMA_U	Supervisor
923	11100	11011	DMA_L	Supervisor
936	11101	01000	UMMCR0	User
937	11101	01001	UPMC1	User
938	11101	01010	UPMC2	User
939	11101	01011	USIA	User
940	11101	01100	UMMCR1	User
941	11101	01101	UPMC3	User
942	11101	01110	UPMC4	User
943	11101	01111	USDA	User
952	11101	11000	MMCR0	Supervisor
953	11101	11001	PMC1	Supervisor
954	11101	11010	PMC2	Supervisor
955	11101	11011	SIA	Supervisor
956	11101	11100	MMCR1	Supervisor
957	11101	11101	PMC3	Supervisor
958	11101	11110	PMC4	Supervisor
959	11101	11111	SDA	Supervisor
1008	11111	10000	HID0	Supervisor
1009	11111	10001	HID1	Supervisor

Table 12-13. Gekko OEA SPR Encodings for mtspr (Continued)

SPR			Register	Access
Decimal	spr[5–9]	spr[0-4]	Name	Access
1010	11111	10010	IABR	Supervisor
1013	11111	10101	DABR	Supervisor
1017	11111	11001	L2CR	Supervisor
1019	11111	11011	ICTC	Supervisor
1020	11111	11100	THRM1	Supervisor
1021	11111	11101	THRM2	Supervisor
1022	11111	11110	THRM3	Supervisor

¹Note that the order of the two 5-bit halves of the SPR number is reversed. For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.

NOTE: mfspr is supervisor-level only if SPR[0] = 1.


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	Yes			XFX

mtsr mtsr

Move to Segment Register (x'7C00 01A4')

mtsr SR,rS

Reserved



 $\texttt{SEGREG}(\texttt{SR}) \leftarrow (\textbf{r}\texttt{S})$

The contents of **r**S are placed into SR.

This is a supervisor-level instruction.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	Yes			Х

mtsrin mtsrin

Move to Segment Register Indirect (x'7C00 01E4')

mtsrin rS,rB

Reserved



The contents of **r**S are copied to the segment register selected by bits 0–3 of **r**B.

This is a supervisor-level instruction.

NOTE: The PowerPC architecture does not define the $\mathbf{r}A$ field for the \mathbf{mtsrin} instruction. However, \mathbf{mtsrin} performs the same function in the PowerPC architecture as does the \mathbf{mtsri} instruction in the POWER architecture (if $\mathbf{r}A = 0$).

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	Yes			Х

 $mulhw_X$ $mulhw_X$

Multiply High Word (x'7C00 0096')

mulhw rD,rA,rB (Rc = 0)mulhw. rD,rA,rB (Rc = 1)

Reserved



$$prod[0-63] \leftarrow (rA * (rB rD \leftarrow prod)$$

The 32-bit product is formed from the contents **r**A and **r**B. The high-order 32 bits of the 64-bit product of the operands are placed into **r**D. Both the operands and the product are interpreted as signed integers.

This instruction may execute faster on some implementations if **r**B contains the operand having the smaller absolute value.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

mulhwu*x* mulhwu*x*

Multiply High Word Unsigned (x'7C00 0016')

mulhwurD,rA,rB(Rc = 0)mulhwu.rD,rA,rB(Rc = 1)

Reserved



$$prod[0-63] \leftarrow (rA) * (rB$$

 $rD \leftarrow prod[0-31]$

The 32-bit operands are the contents **r**A and **r**B. The high-order 32 bits of the 64-bit product of the operands are placed into **r**D.

Both the operands and the product are interpreted as unsigned integers, except that if Rc = 1 the first three bits of CR0 field are set by signed comparison of the result to zero.

This instruction may execute faster on some implementations if **r**B contains the operand having the smaller absolute value.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

mulli mulli

Multiply Low Immediate (x'1C00 0000')

mulli

rD,rA,SIMM



The first operand is **r**A. The second operand is the value of the SIMM field. The low-order 32-bits of the 48-bit product of the operands are placed into **r**D.

Both the operands and the product are interpreted as signed integers. The low-order of the product are calculated independently of whether the operands are treated as signed or unsigned 32-bit integers.

This instruction can be used with **mulhd***x* or **mulhw***x* to calculate a full 64-bit product.


Other registers altered:

PowerPC Architectu	re Level Superviso	or Level Gekko Speci	fic PowerPC Optional	Form
UISA				D

 $mullw_X$ $mullw_X$

Multiply Low Word (x'7C00 01D6')

mullw	rD,rA,rB	(OE = 0 Rc = 0)
mullw.	rD,rA,rB	(OE = 0 Rc = 1)
mullwo	rD,rA,rB	(OE = 1 Rc = 0)
mullwo.	rD,rA,rB	(OE = 1 Rc = 1)



The 32-bit operands are the contents of **r**A and **r**B. The low-order of the 64-bit product (**r**A) * (**r**B) are placed into **r**D.

The low-order 32-bits of the product are independent of whether the operands are regarded as signed or unsigned 32-bit integers.

If OE = 1, then OV is set if the product cannot be represented in 32 bits. Both the operands and the product are interpreted as signed integers.

NOTE: This instruction may execute faster on some implementations if **r**B contains the operand having the smaller absolute value.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).


• XER:

Affected: SO, OV (if OE = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				хо

nandx nandx

NAND (x'7C00 03B8')



The contents of **r**S are ANDed with the contents of **r**B and the complemented result is placed into **r**A.

nand with $\mathbf{r}S = \mathbf{r}B$ can be used to obtain the one's complement.

Other registers altered:

• Condition Register (CR0 field):

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

negx negx

Negate (x'7C00 00D0')

neg	rD,rA	(OE = 0 Rc = 0)
neg.	rD,rA	(OE = 0 Rc = 1)
nego	rD,rA	(OE = 1 Rc = 0)
nego.	rD,rA	(OE = 1 Rc = 1)

Reserved

	31	D	А	0	0000	OE	104	Rc
0	5	6 10	11 15	16	20	21	22	30 31
	\mathbf{r} D $\leftarrow \neg$	(r A) + 1						

The value 1 is added to the complement of the value in $\mathbf{r}A$, and the resulting two's complement is placed into $\mathbf{r}D$.

If $\mathbf{r}A$ contains the most negative 32-bit number (0x8000_0000), the reseult is the most negative number and if OE = 1, OV is set.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)


• XER:

Affected: SO OV (if OE = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

nor*x* nor*x*

NOR (x'7C00 00F8')



$$\mathbf{r} A \leftarrow \neg ((\mathbf{r} S) \mid (\mathbf{r} B))$$

The contents of **r**S are ORed with the contents of **r**B and the complemented result is placed into **r**A.

nor with rS = rB can be used to obtain the one's complement.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:


not rD,rS equivalent to nor rA,rS,rS

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

 $\mathbf{Or} x$

OR (x'7C00 0378')

or rA,rS,rB (Rc = 0)or rA,rS,rB (Rc = 1)



The contents of **r**S are ORed with the contents of **r**B and the result is placed into **r**A.

The example under simplified mnemonic \mathbf{mr} demonstrates the use of the \mathbf{or} instruction to move register contents.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:


mr rA,rS equivalent to or rA,rS,rS

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

Orc*x*

OR with Complement (x'7C00 0338')

orc rA,rS,rB (Rc = 0)orc. rA,rS,rB (Rc = 1)



$$\mathbf{r} A \leftarrow (\mathbf{r} S) \mid \neg (\mathbf{r} B)$$

The contents of $\mathbf{r}\mathbf{S}$ are ORed with the complement of the contents of $\mathbf{r}\mathbf{B}$ and the result is placed into $\mathbf{r}\mathbf{A}$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

ori

OR Immediate (x'6000 0000')

ori

rA,rS,UIMM



The contents of **r**S are ORed with $0x0000 \parallel \text{UIMM}$ and the result is placed into **r**A.

The preferred no-op (an instruction that does nothing) is **ori** 0,0,0.

Other registers altered:

• None

Simplified mnemonics:

nop equivalent to ori 0,0,0


PowerPC Architecture Level		Supervisor Level	Gekko Specific	PowerPC Optional	Form
	UISA				D

oris

OR Immediate Shifted (x'6400 0000')

oris

rA,rS,UIMM



The contents of **r**S are ORed with UIMM $\parallel 0x0000$ and the result is placed into **r**A.

Other registers altered:

• None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

psq_l psq_l

Paired Single Quantized Load, (x'E000 0000')

 psq_l frD,d(rA),W,I

	56	D	А	W	I		d		
0	5	6 10	11 15	16	17	19	20	31	
	if HID2[PSE] = 0 HID2[LSQE] = 0 then Goto illegal instruction error handler if $\mathbf{r}A = 0$ then $b \leftarrow 0$ else $b \leftarrow (\mathbf{r}A)$ EA $\leftarrow b + \text{EXTS}(d)$								
		+ EXIS(G) I[LD TYPE]							
	_	I[LD_SCALE]							
	$c \leftarrow 4$ if lt = $(4 \mid 6)$ then $c \leftarrow 10$ if lt = $(5 \mid 7)$ then $c \leftarrow 20$ if W = 0 then $\mathbf{fr}D(ps0) \leftarrow dequantized(MEM(EA,c),lt,ls)$ $\mathbf{fr}D(ps1) \leftarrow dequantized(MEM(EA+c,c),lt,ls)$								
		$\text{D}(\text{ps0}) \leftarrow \text{deq0}$ $\text{D}(\text{ps1}) \leftarrow 1.0$	uantized(MEM(EA	A,C),lt,l	s)			

PS0 and PS1 in frD are loaded with a pair of single precision floating point numbers.

Memory is accessed at the effective address (EA is the sum $(\mathbf{r}A|0) + d$) as defined by the instruction. A pair of numbers from memory are converted as defined by the indicated GQR control registers and the results are placed into PS0 and PS1. However, if W=1 then only one number is accessed from memory, converted according to GQR and placed into PS0. PS1 is loaded with a floating point value of 1.0.

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the LOAD_SCALE and the LD_TYPE fields are used. The LD_TYPE field defines whether the data in memory is floating point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The LOAD_SCALE field is applied only to integer numbers and is a signed integer that is subtracted from the exponent after the integer number from memory has been converted to floating point format.

(See Section 2.3.4.3.12 for dequantized operation.)

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		DW

psq_lu psq_lu

Paired Single Quantized Load with Update, (x'E400 0000')

psq_lu frD,d(rA),W,I

```
W
  57
                   D
                                      Α
                                                         ı
                                                                                     d
         5 6
                          10 11
                                             15 16 17
                                                                                                        31
                                                               19 20
if HID2[PSE] = 0 | HID2[LSQE] = 0 then Goto illegal instruction error handler
EA \leftarrow (\mathbf{r}A) + EXTS(d)
lt ← qrI[LD_TYPE]
ls ← qrI[LD_SCALE]
c \leftarrow 4
if lt = (4|6) then c \leftarrow 10
if lt = (5|7) then c \leftarrow 20
if W = 0
       frD(ps0) \leftarrow dequantized(MEM(EA,c),lt,ls)
       frD(ps1) \leftarrow dequantized(MEM(EA+c,c),lt,ls)
else
       frD(ps0) ← dequantized(MEM(EA,c),lt,ls)
       frD(ps1) \leftarrow 1.0
\mathbf{r} \mathsf{A} \leftarrow \mathsf{E} \mathsf{A}
```

PS0 and PS1 in **fr**D are loaded with a pair of single-precision floating-point numbers.

Memory is accessed at the effective address (EA is the sum $(\mathbf{r}A) + d$) as defined by the instruction. A pair of numbers from memory are converted as defined by the indicated GQR control registers and the results are placed into PS0 and PS1. However, if W=1 then only one number is accessed from memory, converted according to GQR and placed into PS0. PS1 is loaded with a floating point value of 1.0.

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the LOAD_SCALE and the LD_TYPE fields are used. The LD_TYPE field defines whether the data in memory is floating point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The LOAD_SCALE field is applied only to integer numbers and is a signed integer that is subtracted from the exponent after the integer number from memory has been converted to floating point format.

(See Section 2.3.4.3.12 for dequantized operation.)

The effective address is placed into $\mathbf{r}A$.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level		Supervisor Level	Gekko Specific	PowerPC Optional	Form
	UISA		Yes		DW

psq_lux psq_lux

Paired Single Quantized Load with update Indexed, (x'1000 004C')

psq_lux frD,rA,rB,W,I

```
D
                                                                W
                                                                                         38
                                                                                                    0
 4
                                    Α
                                                      В
       5 6
                        10 11
                                           15 16
                                                             20 21 22
                                                                           24 25
                                                                                                30 31
if (HID2[PSE] = 0) then Goto illegal instruction error handler
EA \leftarrow (\mathbf{r}A) + (\mathbf{r}B)
lt \leftarrow qr[LD\_TYPE]
ls \leftarrow qrI[LD SCALE]
if lt = (4|6) then c \leftarrow 10
if lt = (5 | 7) then c \leftarrow 20
if W = 0
then
       frD(ps0) \leftarrow dequantized(MEM(EA,c),lt,ls)
       frD(ps1) \leftarrow dequantized(MEM(EA+c,c),lt,ls)
else
       frD(ps0) \leftarrow dequantized(MEM(EA,c),lt,ls)
       frD(ps1) \leftarrow 1.0
```

PS0 and PS1 in frD are loaded with a pair of single precision floating point numbers.

Memory is accessed at the effective address (EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$) as defined by the instruction. A pair of numbers from memory are converted as defined by the indicated GQR control registers and the results are placed into PS0 and PS1. However, if W=1 then only one number is accessed from memory, converted according to GQR and placed into PS0. PS1 is loaded with a floating point value of 1.0.

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the LOAD_SCALE and the LD_TYPE fields are used. The LD_TYPE field defines whether the data in memory is floating point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The LOAD_SCALE field is applied only to integer numbers and is a signed integer that is subtracted from the exponent after the integer number from memory has been converted to floating point format.

(See Section 2.3.4.3.12 for dequantized operation.)

The effective address is placed into register rA.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

• None

PowerPC Architecture Level		Supervisor Level	Gekko Specific	PowerPC Optional	Form
	UISA		Yes		XW

psq_lx psq_lx

Paired Single Quantized Load Indexed, (x'1000 000C')

psq_lx frD,rA,rB,W,I

```
W
                                                         В
                                                                                             6
                                                                                                       0
  4
                   D
         5 6
                                                               20 21 22
                                                                                                   30 31
                          10 11
                                            15 16
                                                                             24 25
if HID2[PSE] = 0 then Goto illegal instruction error handler
if \mathbf{r}A = 0
then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + (rB)
lt \leftarrow qr[LD\_TYPE]
ls ← qrI[LD SCALE]
c \leftarrow 4
if lt = (4|6) then c \leftarrow 10
if lt = (5|7) then c \leftarrow 20
if W = 0
then
       frD(ps0) \leftarrow dequantized(MEM(EA,c),lt,ls)
       frD(ps1) \leftarrow dequantized(MEM(EA+c,c),lt,ls)
else
       frD(ps0) \leftarrow dequantized(MEM(EA,c),lt,ls)
       frD(ps1) \leftarrow 1.0
```

PS0 and PS1 in **fr**D are loaded with a pair of single precision floating point numbers.

Memory is accessed at the effective address (EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$) as defined by the instruction. A pair of numbers from memory are converted as defined by the indicated GQR control registers and the results are placed into PS0 and PS1. However, if W=1 then only one number is accessed from memory, converted according to GQR and placed into PS0. PS1 is loaded with a floating point value of 1.0.

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the LOAD_SCALE and the LD_TYPE fields are used. The LD_TYPE field defines whether the data in memory is floating point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The LOAD_SCALE field is applied only to integer numbers and is a signed integer that is subtracted from the exponent after the integer number from memory has been converted to floating point format.

(See Section 2.3.4.3.12 for dequantized operation.)

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		XW

psq_st psq_st

Paired Single Quantized Store, (x'F000 0000')

 psq_st frS,d(rA),W,I

```
W
60
                   S
                                       Α
                                                            ı
                                                                                         d
        5 6
                          10 11
                                              15 16 17
                                                                                                             31
                                                                  19 20
if HID2[PSE] = 0 | HID2[LSQE] = 0 then Goto illegal instruction error handler
if \mathbf{r}A = 0
then b\leftarrow 0
else b \leftarrow (rA)
EA \leftarrow b + EXTS(d)
\texttt{stt} \leftarrow \textbf{qr} \texttt{I}[\texttt{ST\_TYPE}]
sts \leftarrow qr[ST\_SCALE]
c \leftarrow 4
if stt = (4|6) then c \leftarrow 10
if stt = (5|7) then c \leftarrow 20
if W = 0
then
       MEM(EA,c) \leftarrow quantized(frS(ps0),stt,sts)
       MEM(EA+c,c) \leftarrow quantized(frS(ps1),stt,sts)
else
```

The effective address is the sum of $(\mathbf{r}A|0) + d$ as defined by the instruction. If W=1 only one floating point number from $\mathbf{fr}S(ps0)$ is quantized and stored to memory starting at the effective address. If W=0 a pair of floating point numbers from $\mathbf{fr}S(ps0)$ and $\mathbf{fr}S(ps1)$ are quantized and stored to memory starting at the effective address.

 $MEM(EA,c) \leftarrow quantized(frS(ps0),stt,sts)$

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the STORE_SCALE and the ST_TYPE fields are used. The ST_TYPE field defines whether the data stored to memory is to be floating-point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The STORE_SCALE field is a signed integer that is added to the exponent of the floating point number before it is converted to integer and stored to memory.

(See Section 2.3.4.3.12 for dequantized operation.)

For floating point numbers stored to memory the addition of the STORE_SCALE field to the exponent does not take place.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		DW

psq_stu

psq_stu

Paired Single Quantized Store with update, (x' F400 0000')

psq_stu

frS,d(rA),W,I

```
W
  61
                    S
                                                          ı
                                                                                      d
                          10 11
         5 6
                                             15 16 17
                                                                                                         31
                                                                19 20
if HID2[PSE] = 0 | HID2[LSQE] = 0 then Goto illegal instruction error handler
EA \leftarrow (\mathbf{r}A) + EXTS(d)
stt ← qrI[ST_TYPE]
sts ← qrI[ST_SCALE]
c \leftarrow 4
if stt = (4|6) then c \leftarrow 10
if stt = (5|7) then c \leftarrow 20
if W = 0
       MEM(EA,c) \leftarrow quantized(frS(ps0),stt,sts)
       MEM(EA+c,c) \leftarrow quantized(frS(ps1),stt,sts)
else
       MEM(EA,c) \leftarrow quantized(frS(ps0),stt,sts)
\mathbf{r} \mathsf{A} \leftarrow \mathsf{E} \mathsf{A}
```

The effective address is the sum of $(\mathbf{r}A) + d$ as defined by the instruction. If W=1 only one floating point number from $\mathbf{frS}(ps0)$ is quantized and stored to memory starting at the effective address. If W=0 a pair of floating point numbers from $\mathbf{frS}(ps0)$ and $\mathbf{frS}(ps1)$ are quantized and stored to memory starting at the effective address.

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the STORE_SCALE and the ST_TYPE fields are used. The ST_TYPE field defines whether the data stored to memory is to be floating-point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The STORE_SCALE field is a signed integer that is added to the exponent of the floating point number before it is converted to integer and stored to memory.

For floating point numbers stored to memory the addition of the STORE_SCALE field to the exponent field does not take place. (See Section 2.3.4.3.12 for dequantized operation.)

The effective address is placed into register rA.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

• None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		DW

psq_stux

psq_stux

Paired Single Quantized Store with update Indexed, (x'1000 004E')

psq_stux frS,rA,rB,W,I

```
W
                  S
                                                                                                     0
 4
                                    Α
                                                       В
                                                                                          39
       5 6
                        10 11
                                           15 16
                                                             20 21 22
                                                                           24 25
                                                                                                30 31
if HID2[PSE] = 0 then Goto illegal instruction error handler
EA \leftarrow (\mathbf{r}A) + (\mathbf{r}B)
stt \leftarrow qr[ST_TYPE]
sts \leftarrow qr[ST\_SCALE]
c \leftarrow 4
if stt = (4|6) then c \leftarrow 10
if stt = (5 | 7) then c \leftarrow 20
if W = 0
then
       MEM(EA,c) \leftarrow quantized(frS(ps0),stt,sts)
       MEM(EA+c,c) \leftarrow quantized(frS(ps1),stt,sts)
else
       MEM(EA,c) \leftarrow quantized(frS(ps0),stt,sts)
```

The effective address is the sum of $(\mathbf{rA}) + (\mathbf{rB})$ as defined by the instruction. If W=1 only one floating point number from $\mathbf{frS}(ps0)$ is quantized and stored to memory starting at the effective address. If W=0 a pair of floating point numbers from $\mathbf{frS}(ps0)$ and $\mathbf{frS}(ps1)$ are quantized and stored to memory starting at the effective address.

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the STORE_SCALE and the ST_TYPE fields are used. The ST_TYPE field defines whether the data stored to memory is to be floating-point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The STORE_SCALE field is a signed integer that is added to the exponent of the floating point number before it is converted to integer and stored to memory.

(See Section 2.3.4.3.12 for dequantized operation.)

For floating point numbers stored to memory the addition of the STORE_SCALE field to the exponent field does not take place.

The effective address is placed into $\mathbf{r}A$. If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

 $\mathbf{r} \mathsf{A} \leftarrow \mathsf{E} \mathsf{A}$

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		XW

psq_stx

psq_stx

Paired Single Quantized Store Indexed, (x'1000 000E')

psq_stx

frS,rA,rB,W,I

	4	S	А	В	W	I	7		0
0	5	6 10	11 15	16 20	21	22 24	25	30	31
	if $\mathbf{r}A = 0$ then $b \leftarrow$ else $b \leftarrow$ $EA \leftarrow b +$ stt $\leftarrow \mathbf{qr}$ sts $\leftarrow \mathbf{qr}$ $c \leftarrow 4$ if stt = if stt = if $W = 0$ then	(\mathbf{r}) (\mathbf{r}) (\mathbf{r}) $[ST_TYPE]$ $[ST_SCALE]$ $(4 6) \text{ then } c$ $(5 7) \text{ then } c$ $(EA, c) \leftarrow \text{ quantity}$,stt,sts)	or	handler			
		$(EA,c) \leftarrow quant$	tized(fr S(ps0)	stt,sts)					

The effective address is the sum of $(\mathbf{r}A|0) + (\mathbf{r}B)$ as defined by the instruction. If W=1 only one floating point number from $\mathbf{fr}S(ps0)$ is quantized and stored to memory starting at the effective address. If W=0 a pair of floating point numbers from $\mathbf{fr}S(ps0)$ and $\mathbf{fr}S(ps1)$ are quantized and stored to memory starting at the effective address.

The 3 bit field I selects one of the eight 32 bit GQR control registers. From this register the STORE_SCALE and the ST_TYPE fields are used. The ST_TYPE field defines whether the data stored to memory is to be floating-point or integer format. If the latter it also defines whether each integer is 8-bits or 16-bits, signed or unsigned. The STORE_SCALE field is a signed integer that is added to the exponent of the floating point number before it is converted to integer and stored to memory.

(See Section 2.3.4.3.12 for dequantized operation.)

For floating point numbers stored to memory the addition of the STORE_SCALE field to the exponent field does not take place.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		XW

ps_absx

ps_absx

Paired Single Absolute Value (x'1000 0210')

Reserved

	4	D	0 0 0 0 0	В	264	Rc
0	5	6 10	11 15	16 20	21 30	31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow b'0' \mid \mid frB(ps0)[1-31]
frD(PS1) \leftarrow b'0' \mid \mid frB(ps1)[1-31]
```

The contents of $\mathbf{fr}B(ps0)$ with bit 0 cleared are placed into $\mathbf{fr}D(ps0)$.

The contents of $\mathbf{fr}B(ps1)$ with bit 0 cleared are placed into $\mathbf{fr}D(ps1)$.

Note that the **ps_abs** instruction treats NaNs just like any other kind of value. That is, the sign bit of a NaN may be altered by **ps_abs**. This instruction does not alter the FPSCR.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Х

ps_addx

ps_addx

Paired Single Add (x'1000 002A')

 $\begin{array}{lll} \textbf{ps_add} & \textbf{frD,frA,frB} & (Rc = 0) \\ \textbf{ps_add.} & \textbf{frD,frA,frB} & (Rc = 1) \\ \end{array}$

Reserved

	4	D	А	В	00000	21	Rc
-	0 5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) + frB(ps0) frD(ps1) \leftarrow frA(ps1) + frB(ps1)
```

The floating-point operand in **fr**A(ps0) is added to the floating-point operand in **fr**B(ps0). If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D(ps0).

The floating-point operand in **fr**A(ps1) is added to the floating-point operand in **fr**B(ps1). If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D(ps1).

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands. All 25 bits in the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one. FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

- Condition Register (CR1 field):
 - Affected: FX, FEX, VX, OX (if Rc = 1)
- Floating-Point Status and Control register(FPSCR):
 Affected: FPRF(ps0 only), FR, FI, FX, OX, UX, XX,VXSNAN, VXISI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_cmpo0

ps_cmpo0

Paired Singles Compare Ordered High (x'1000 0040')

ps_cmpo0 crfD,frA,frB

Reserved
116361766

4		crfD	0 0	А	В	32	0
0	5	6 8	9 10	11 15	16 20	21 30	31

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler
if (frA(ps0) is a NaN or (frB(ps0) is a NaN)
then c \leftarrow 0b0001
else if (\mathbf{fr}A(ps0) < \mathbf{fr}B(ps0))
        then c \leftarrow 0b1000
        else if (\mathbf{fr}A(ps0) > \mathbf{fr}B(ps0))
              then c \leftarrow 0b0100
             else c \leftarrow 0b0010
FPCC \leftarrow c
CR[(4 * crfD), (4 * crfD + 3)] \leftarrow c
if (frA(ps0) is an SNaN or frB(ps0) is an SNaN)
then
         VXSNAN \leftarrow 1
        if VE = 0 then VXVC \leftarrow 1
else if (frA(ps0) is a QNaN or frB(ps0) is a QNaN)
        then VXVC \leftarrow 1
```

The floating-point operand in $\mathbf{fr}A(ps0)$ is compared to the floating-point operand in $\mathbf{fr}B(ps0)$. The result of the compare is placed into CR field $\mathbf{crf}D$ and the FPCC.

If one of the operands is a NaN, either quiet or signaling, then CR field **crf**D and the FPCC are set to reflect unordered. If one of the operands is a signaling NaN, then VXSNAN is set, and if invalid operation is disabled (VE = 0) then VXVC is set. Otherwise, if one of the operands is a QNaN, then VXVC is set.

Other registers altered: (exception conditions are based on ps0 values)

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, UN

• Floating-Point Status and Control Register:

Affected: FPCC(ps0 only), FX, VXSNAN, VXVC

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		X

ps_cmpo1

ps_cmpo1

Paired Singles Compare Ordered Low (x'1000 00C0')

ps_cmpol

crfD,frA,frB

						R	Reser	ved
	4	crfD	0 0	А	В	96		0
0	5	6 8	9 10	11 15	16 20	21	30	31
<pre>if HID2[PSE] = 0 then invoke the illegal instruction error handler if (frA(ps1) is a NaN or frB(ps1) is a NaN) then c ← 0b0001 else if (frA(ps1) < frB(ps1))</pre>								
	then VXS if	$ \begin{array}{ccc} \text{NAN} & \leftarrow & 1 \\ \text{VE} & = & 0 \end{array} $	l then '	VXVC ← 1	1) is an SNaN r B(ps1)) is a			

The floating-point operand in $\mathbf{fr}A(ps1)$ is compared to the floating-point operand in $\mathbf{fr}B(ps1)$. The result of the compare is placed into CR field $\mathbf{crf}D$ and the FPCC.

If one of the operands is a NaN, either quiet or signaling, then CR field \mathbf{crfD} and the FPCC are set to reflect unordered. If one of the operands is a signaling NaN, then VXSNAN is set, and if invalid operation is disabled (VE = 0) then VXVC is set. Otherwise, if one of the operands is a QNaN, then VXVC is set.

Other registers altered: (exception conditions are based on ps1 values)

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, UN

then $VXVC \leftarrow 1$

• Floating-Point Status and Control Register:

Affected: FPCC(ps1 only), FX, VXSNAN, VXVC

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		X

ps_cmpu0

ps_cmpu0

Paired Singles Compare Unordered High (x'1000 0000')

ps_cmpu0

crfD,frA,frB

	4	crfD	0 0	A	В	0	
0	5	6 8	9 10	11 15	16 20	21	30
	if HID2	[PSE] =	0 the	en invoke the	illegal inst	ruction error handle	er
	if (fr	A(ps0)	is a 1	NaN or fr B(ps	0) is a NaN)		
	then c	← 0b000	01				
	else if	(fr A(p	s0)<:	fr B(ps0))			
		then c	← 0b	1000			
		else i	f (fr /	A(ps0)> fr B(ps	30))		
			then	c ← 0b0100			
			else	$c \leftarrow 0b0010$			
	FPCC ←	C					
			(4 *	crf D + 3)] ←	- C		

The floating-point operand in $\mathbf{fr}A(ps0)$ is compared to the floating-point operand in $\mathbf{fr}B(ps0)$. The result of the compare is placed into CR field $\mathbf{crf}D$ and the FPCC

If one of the operands is a NaN, either quiet or signaling, then CR field **crf**D and the FPCC are set to reflect unordered. If one of the operands is a signaling NaN, then VXSNAN is set.

Other registers altered: (exception conditions are based on ps0 values)

if (frA(ps0)) is an SNaN or (frB(ps0)) is an SNaN)

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, UN

then VXSNAN \leftarrow 1

• Floating-Point Status and Control Register:

Affected: FPCC(ps0 only), FX, VXSNAN

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		X

ps_cmpu1

ps_cmpu1

Paired Singles Compare Unordered Low(x'1000 0080')

ps_cmpul

crfD,frA,frB

							Reserved
	4	crfD	0 0	А	В	64	0
0	5	6 8	9 10	11 15	16 20	21	30 31
	<pre>if (frA() then c else if FPCC ← c</pre>	ps1) is ← 0b000 (fr A(ps) then c ← else if then else	a NaM 1 1 $= 0$	N or fr B(ps1) fr B(ps1))	is a NaN)	uction error handle	er

The floating-point operand in $\mathbf{fr}A(ps1)$ is compared to the floating-point operand in $\mathbf{fr}B(ps1)$. The result of the compare is placed into CR field $\mathbf{crf}D$ and the FPCC.

If one of the operands is a NaN, either quiet or signaling, then CR field **crf**D and the FPCC are set to reflect unordered. If one of the operands is a signaling NaN, then VXSNAN is set.

Other registers altered: (exception conditions are based on ps1 values)

• Condition Register (CR field specified by operand **crf**D):

if (frA(ps1) is an SNaN or frB(ps1) is an SNaN)

Affected: LT, GT, EQ, UN

then VXSNAN $\leftarrow 1$

• Floating-Point Status and Control Register:

Affected: FPCC(ps1 only), FX, VXSNAN

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Х

ps_divx ps_divx

Paired Single Divide (x'1000 0024')

Reserved

	4	D	А	В	00000	18	Rc
0	5	6 10	11 15	16 20	21 25	26 30	

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) \div frB(ps0) frD(ps1) \leftarrow frA(ps1) \div frB(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is divided by the floating-point operand in register $\mathbf{fr}B(ps0)$. The remainder is not supplied as a result. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is divided by the floating-point operand in register $\mathbf{fr}B(ps1)$. The remainder is not supplied as a result. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps1)$.

Floating-point division is based on exponent subtraction and division of the significands.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control register (FPSCR):

Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, ZX, XX, VXSNAN, VXIDI, VXZDZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_maddx

ps_maddx

Paired Single Multiply-Add (x'1000 003A')

 $\begin{array}{lll} \textbf{ps_madd} & \textbf{frD,frA,frC,frB} & (Rc = 0) \\ \textbf{ps_madd.} & \textbf{frD,frA,frC,frB} & (Rc = 1) \\ \end{array}$

	4	D	А	В	С	29	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow [frA(ps0) * frC(ps0)] + frB(ps0)
frD(ps1) \leftarrow [frA(ps1) * frC(ps1)] + frB(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps0)$. The floating-point operand in register $\mathbf{fr}B(ps0)$ is added to this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register **fr**A(ps1) is multiplied by the floating-point operand in register **fr**C(ps1). The floating-point operand in register **fr**B(ps1) is added to this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D(ps1).

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control register(FPSCR):

Affected: FPRF(ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_madds0x

ps_madds0x

Paired Single Multiply-Add Scalar high(x'1000 001C')

 $\begin{array}{ll} \textbf{ps_madds0} & \textbf{frD,frA,frC,frB} & (Rc = 0) \\ \textbf{ps_madds0.} & \textbf{frD,frA,frC,frB} & (Rc = 1) \end{array}$

	4	D	Α	В	С	14	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow [frA(ps0) * frC(ps0)] + frB(ps0)
frD(ps1) \leftarrow [frA(ps1) * frC(ps0)] + frB(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}B(ps0)$. The floating-point operand in register $\mathbf{fr}B(ps0)$ is added to this intermediate result, if the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and is placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is multiplied by the floating-point operand in register $\mathbf{fr}B(ps1)$. The floating-point operand in register $\mathbf{fr}B(ps1)$ is added to this intermediate result, if the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and is placed into $\mathbf{fr}D(ps1)$.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_madds1x

ps_madds1x

Paired Single Multiply-Add Scalar low(x'1000 001E')

 $ps_madds1 frD,frA,frC,frB (Rc = 0)$ $ps_madds1. frD,frA,frC,frB (Rc = 1)$

	4	D	А	١	В		С	15		Rc
0	5	6	0 11	15	16	20	21 25	26	30	31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow [frA(ps0) * frC(ps1)] + frB(ps0) frD(ps1) \leftarrow [frA(ps1) * frC(ps1)] + frB(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}B(ps0)$. The floating-point operand in register $\mathbf{fr}B(ps0)$ is added to this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is multiplied by the floating-point operand in register $\mathbf{fr}B(ps1)$. The floating-point operand in register $\mathbf{fr}B(ps1)$ is added to this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps1)$.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_merge00x

ps_merge00x

Paired Single MERGE high (x'1000 0420')

ps_merge00	frD,frA,frB	(Rc=0)
ps_merge00.	frD,frA,frB	(Rc = 1)

	4	D	А	В	528	Rc
0	5	6 10	11 15	16 20	21 25 26	30 31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) frD(ps1) \leftarrow frB(ps0)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is moved to register $\mathbf{fr}D(ps0)$ and floating-point operand in register $\mathbf{fr}B(ps0)$ is moved to register $\mathbf{fr}D(ps1)$.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Х

ps_merge01x

ps_merge01x

Paired Single MERGE direct(x'1000 0460')

ps_merge01	frD,frA,frB	(Rc=0)
ps_merge01.	frD,frA,frB	(Rc = 1)

4	D	А	В	560	Rc
0 5	6 10	11 15	16 20	21 25 26	30 31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) frD(ps1) \leftarrow frB(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is moved to register $\mathbf{fr}D(ps0)$ and floating-point operand in register $\mathbf{fr}B(ps1)$ is moved to register $\mathbf{fr}D(ps1)$.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Х

ps_merge10x

ps_merge10x

Paired Single MERGE swapped(x'1000 04A0')

ps_merge10	frD,frA,frB	(Rc=0)
ps_merge10.	frD,frA,frB	(Rc = 1)

	4	D	Α	В	592	Rc
0	5	6 10	11 15	16 20	21 25 26	30 31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps1) frD(ps1) \leftarrow frB(ps0)
```

The floating-point operand in register $\mathbf{fr}A(ps1)$ is moved to register $\mathbf{fr}D(ps0)$ and floating-point operand in register $\mathbf{fr}B(ps0)$ is moved to register $\mathbf{fr}D(ps1)$.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		X

ps_merge11x

ps_merge11x

Paired Single MERGE low(x'1000 04E0')

ps_merge11	frD,frA,frB	(Rc=0)
ps_merge11.	frD,frA,frB	(Rc = 1)

	4	D	А	В	624	Rc
0	5	6 10	11 15	16 20	21 25 26	30 31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps1) frD(ps1) \leftarrow frB(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps1)$ is moved to register $\mathbf{fr}D(ps0)$ and floating-point operand in register $\mathbf{fr}B(ps1)$ is moved to register $\mathbf{fr}D(ps1)$.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Х

ps_mrx ps_mrx

Paired Single Move Register (x'1000 0090')

Reserved

	4	D	0 0 0 0 0	В	72	Rc
0	5	6 10	11 15	16 20	21 30	31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frB(ps0) frD(ps1) \leftarrow frB(ps1)
```

The contents of register **fr**B(ps0) are placed into **fr**D(ps0).

The contents of register **fr**B(ps1) are placed into **fr**D(ps1).

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		X

ps_msubx

ps_msubx

Paired Single Multiply-Subtract (x'1000 0038')

ps_msub	frD,frA,frC,frB	(Rc=0)
ps_msub.	frD,frA,frC,frB	(Rc=1)

	4	D	А	В	С	28	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow [frA(ps0) * frC(ps0)] - frB(ps0)

frD(ps1) \leftarrow [frA(ps1) * frC(ps1)] - frB(ps1)
```

The floating-point operand in register **fr**A(ps0) is multiplied by the floating-point operand in register **fr**B(ps0). The floating-point operand in register **fr**B(ps0) is subtracted from this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D(ps0).

The floating-point operand in register **fr**A(ps1) is multiplied by the floating-point operand in register **fr**C(ps1). The floating-point operand in register **fr**B(ps1) is subtracted from this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D(ps1).

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if
$$Rc = 1$$
)

• Floating-Point Status and Control register (FPSCR):

Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_mulx

ps_mulx

Paired Single Multiply (x'1000 0032')

Reserved

	4	D	Α	00000	С	25	Rc
0	5	6 10	11 15	16 20	21 25		31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) * frC(ps0) frD(ps1) \leftarrow frA(ps1) * frC(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps0)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps1)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps1)$.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

Floating-Point Status and Control register (FPSCR):

 $Affected: FPRF\ (ps0\ only),\ FR,\ FI,\ FX,\ OX,\ UX,\ XX,\ VXSNAN,\ VXIMZ$

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Α

ps_muls0x

ps_muls0x

Paired Single Multiply Scalar high(x'1000 0018')

 ps_muls0 frD,frA,frC (Rc = 0) ps_muls0. frD,frA,frC (Rc = 1)

Reserved

	4	D	А	00000	С	12	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) * frC(ps0) frD(ps1) \leftarrow frA(ps1) * frC(ps0)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps0)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps0)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps1)$.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register (FPSCR):

Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_muls1x

ps_muls1x

Paired Single Multiply Scalar low(x'1000 001A')

Reserved

	4	D	А	00000	С	13	Rc
0	5	6 10	11 15	16 20	21 25	26 30	

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler
frD(ps0) \(
\leftarrow \) frA(ps0) * frC(ps1)
frD(ps1) \(
\leftarrow \) frA(ps1) * frC(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps1)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and are placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps1)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and are placed into $\mathbf{fr}D(ps1)$.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register (FPSCR):

 $Affected: FPRF\ (ps0\ only),\ FR,\ FI,\ FX,\ OX,\ UX,\ XX,\ VXSNAN,\ VXISI,\ VXIMZ$

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Α

ps_nabsx

ps_nabsx

Paired Single Negative Absolute Value (x'1000 0110')

Reserved

	4	D	0 0 0 0 0	В	136	Rc
0	5	6 10	11 15	16 20	21 25 26	30 31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow b'1' \mid \mid frB(ps0)[1-31]
frD(ps1) \leftarrow b'1' \mid \mid frB(ps1)[1-31]
```

The contents of register $\mathbf{fr}B(ps0)$ with bit 0 set are placed into $\mathbf{fr}D(ps0)$. The contents of register $\mathbf{fr}B(ps1)$ with bit 0 set are placed into $\mathbf{fr}D(ps1)$.

NOTE: The **ps_nabs** instruction treats NaNs just like any other kind of value. That is, the sign bit of a NaN may be altered by **ps_nabs**. This instruction does not alter the FPSCR.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		X

ps_negx

ps_negx

Paired Single Negate (x'1000 0050')

$$\begin{array}{lll} \textbf{ps_neg} & \textbf{frD,frB} & (Rc=0) \\ \textbf{ps_neg.} & \textbf{frD,frB} & (Rc=1) \\ \end{array}$$

Reserved

	4	D	0 0 0 0 0	В	40	Rc
0	5	6 10	11 15	16 20	21 30	31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler \mathbf{fr}D(ps0) \leftarrow \neg(\mathbf{fr}B(ps0)[0] \mid | \mathbf{fr}B(ps0)[1-31] )
\mathbf{fr}D(ps1) \leftarrow \neg(\mathbf{fr}B(ps1)[0] \mid | \mathbf{fr}B(ps1)[1-31] )
```

The contents of register $\mathbf{fr}B(ps0)$ with bit 0 inverted are placed into $\mathbf{fr}D(ps0)$. The contents of register $\mathbf{fr}B(ps1)$ with bit 0 inverted are placed into $\mathbf{fr}D(ps1)$.

Note that the **ps_neg** instruction treats NaNs just like any other kind of value. That is, the sign bit of a NaN may be altered by **ps_neg**. This instruction does not alter the FPSCR.

Other registers altered:

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if
$$Rc = 1$$
)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Х

ps_nmaddx

ps_nmaddx

Paired Single Negative Multiply-Add (x'1000 003E')

ps_nmadd	frD,frA,frC,frB	(Rc = 0)
ps_nmadd.	frD,frA,frC,frB	(Rc = 1)

4		D	Α	В	С	31	Rc
0 5	6	10	11 15	16 20) Z I — Z Z		31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow -[frA(ps0) * frC(ps0) + frB(ps0)] frD(ps1) \leftarrow -[frA(ps1) * frC(ps1) + frB(ps1)]
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps0)$.

The floating-point operand in register **fr**B(ps0) is added to this intermediate product and the result is negated.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D(ps0).

The floating-point operand in register $\mathbf{fr}A(ps1)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps1)$.

The floating-point operand in register **fr**B(ps1) is added to this intermediate product and the result is negated.

If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into **fr**D(ps1).

This instruction produces the same result as would be obtained by using the Paired Single Multiply-Add (**ps_madd**x) instruction and then negating the result, with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

IBM Confidential

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field): Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control register (FPSCR): Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

I

ps_nmsubx

ps_nmsubx

Paired Single Negative Multiply-Subtract (x'1000 003C')

-	s_nmsub s_nmsub.		frD,frA,fr(frD,frA,fr(<i>'</i>		(Rc = 0) $(Rc = 1)$					
	4		D	А		В	С		30		Rc
	0	5	6 10	11	15	16 20	21	25	26	30	31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler \mathbf{fr}D(ps0) \leftarrow -[\mathbf{fr}A(ps0) * \mathbf{fr}C(ps0) - \mathbf{fr}B(ps0)] \mathbf{fr}D(ps1) \leftarrow -[\mathbf{fr}A(ps1) * \mathbf{fr}C(ps1) - \mathbf{fr}B(ps1)]
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps0)$. The floating-point operand in register $\mathbf{fr}B(ps0)$ is subtracted from this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is multiplied by the floating-point operand in register $\mathbf{fr}C(ps1)$. The floating-point operand in register $\mathbf{fr}B(ps1)$ is subtracted from this intermediate product. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into $\mathbf{fr}D(ps1)$.

This instruction produces the same result obtained by negating the result of a Floating Multiply-Subtract (**ps_msub***x*) instruction with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

Condition Register (CR1 field)
 Affected: FX, FEX, VX, OX

(if Rc = 1)

• Floating-Point Status and Control register (FPSCR):

Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI, VXIMZ

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_resx ps_resx

Paired Single Reciprocal Estimate (x'1000 0030')

Reserved

	4	D	0 0 0 0 0	В	00000	24	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

A single-precision estimate of the reciprocal of the floating-point operand in register **fr**B(ps0) is placed into register **fr**D(ps0) and a single-precision estimate of the reciprocal of the floating-point operand in register **fr**B(ps1) is placed into register **fr**D(ps1). These estimates placed into register **fr**D(ps0) and **fr**D(ps1) are correct to a precision of one part in 4096 of the reciprocal of **fr**B(ps0) and **fr**B(ps1), respectively. That is, for each calculation:

$$ABS\left(\frac{\text{estimate}-\left(\frac{1}{x}\right)}{\left(\frac{1}{x}\right)}\right) \le \frac{1}{4096}$$

where x is the $\mathbf{fr}B(ps0)$ or $\mathbf{fr}B(ps1)$ value in the source registers.

Operation with various special values of the operand is summarized below:

<u>Operand</u>	<u>ResultException</u>
-∞	-0 None
-0	–∞*ZX
+0	+∞*ZX
+∞	+0None
SNaN	QNaN**VXSNAN
QNaN	QNaNNone

Notes: * No result if FPSCR[ZE] = 1

** No result if FPSCR[VE] = 1

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control register (FPSCR):

Affected: FPRF (ps0 only), FR (undefined), FI (undefined), FX, OX, UX, ZX, VXSNAN

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_rsqrtex

ps_rsqrtex

Reserved

Paired Single Reciprocal Square Root Estimate (x'1000 0034')

ps_rsqrte	frD,frB	(Rc = 0)
ps_rsqrte.	frD , frB	(Rc = 1)

						_
4	D	0 0 0 0 0	В	00000	26 Rc	
0 5	6 10	11 15	16 20	21 25	26 30 31	-

A single-precision estimate of the reciprocal of the square root of the floating-point operand in register **fr**B(ps0) is placed into register **fr**D(ps0). A single-precision estimate of the reciprocal of the square root of the floating-point operand in register **fr**B(ps1) is placed into register **fr**D(ps1). These estimates placed into register **fr**D(ps0) and **fr**D(ps1) are correct to a precision of one part in 4096 of the reciprocal of the square root of **fr**B(ps0) and **fr**B(ps1), respectively. That is, for each calculation:

$$ABS\left(\frac{\text{estimate}-\left(\frac{1}{\sqrt{x}}\right)}{\left(\frac{1}{\sqrt{x}}\right)}\right) \leq \frac{1}{4096}$$

where x is the $\mathbf{fr}B(ps0)$ or $\mathbf{fr}B(ps1)$ value in the source registers.

Operations with various special values of the operand is summarized below:

<u>Operand</u>	<u>ResultException</u>
-∞	QNaN**VXSQRT
<0	QNaN**VXSQRT
-0	-∞*ZX
+0	+∞*
∞*	ZX
+∞	+0None
SNaN	QNaN**VXSNAN
QNaN	QNaNNone

Notes: * No result if FPSCR[ZE] = 1

** No result if FPSCR[VE] = 1

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

IBM Confidential

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control register (FPSCR):

Affected: FPRF (ps0 only), FR (undefined), FI (undefined), FX, ZX, VXSNAN, VXSQRT

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_selx ps_selx

Paired Single Select (x'1000 002E')

 $\begin{array}{lll} \textbf{ps_sel} & \textbf{frD,frA,frC,frB} & (Rc=0) \\ \textbf{ps_sel.} & \textbf{frD,frA,frC,frB} & (Rc=1) \\ \end{array}$

	4	D	А	В	С	23	Rc
() 5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler if (\mathbf{fr}A(ps0) \ge 0.0) then \mathbf{fr}D(ps0) \leftarrow \mathbf{fr}C(ps0) else \mathbf{fr}D(ps0) \leftarrow \mathbf{fr}B(ps0) if (\mathbf{fr}A(ps1) \ge 0.0) then \mathbf{fr}D(ps1) \leftarrow \mathbf{fr}C(ps1) else \mathbf{fr}D(ps1) \leftarrow \mathbf{fr}C(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is compared to the value zero. If the operand is greater than or equal to zero, register $\mathbf{fr}D(ps0)$ is set to the contents of register $\mathbf{fr}C(ps0)$. If the operand is less than zero or is a NaN, register $\mathbf{fr}D(ps0)$ is set to the contents of register $\mathbf{fr}B(ps0)$.

The floating-point operand in register $\mathbf{fr}A(ps1)$ is compared to the value zero. If the operand is greater than or equal to zero, register $\mathbf{fr}D(ps1)$ is set to the contents of register $\mathbf{fr}C(ps1)$. If the operand is less than zero or is a NaN, register $\mathbf{fr}D(ps1)$ is set to the contents of register $\mathbf{fr}B(ps1)$.

These comparisons ignore the sign of zero (that is, regard +0 as equal to -0).

Care must be taken in using **ps_sel** if IEEE compatibility is required, or if the values being tested can be NaNs or infinities.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Α

ps_subx

ps_subx

Paired Single Subtract (x'1000 0028')

$$\begin{array}{lll} \textbf{ps_sub} & \textbf{frD,frA,frB} & (Rc=0) \\ \textbf{ps_sub.} & \textbf{frD,frA,frB} & (Rc=1) \\ \end{array}$$

Reserved

	4	D	А	В	00000	20	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
If HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) - frB(ps0)
frD(ps1) \leftarrow frA(ps1) - frB(ps1)
```

The floating-point operand in register $\mathbf{fr}B(ps0)$ is subtracted from the floating-point operand in register $\mathbf{fr}A(ps0)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}B(ps1)$ is subtracted from the floating-point operand in register $\mathbf{fr}A(ps1)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps1)$.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if
$$Rc = 1$$
)

• Floating-Point Status and Control register (FPSCR):

 $Affected: FPRF\ (ps0\ only),\ FR,\ FI,\ FX,\ OX,\ UX,\ XX,\ VXSNAN,\ VXISI$

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

ps_sum0x

ps_sum0x

Paired Single vector SUM high (x'1000 0014')

-	s_sum0 s_sum0.			O,frA,frC O,frA,frC	•		(Rc = 0) $(Rc = 1)$						
	4			D	A	4	В		С		10)	Rc
	0	5	6	10	11	15	16	20	21	25	26	30	31

The following operations are performed:

```
if HID2[PSE] = 0 then invoke the illegal instruction error handler frD(ps0) \leftarrow frA(ps0) + frB(ps1)
frD(ps1) \leftarrow frC(ps1)
```

The floating-point operand in register $\mathbf{fr}A(ps0)$ is added to the floating-point operand from register $\mathbf{fr}B(ps1)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps0)$.

The floating-point operand in register $\mathbf{fr}C(ps1)$ is placed into $\mathbf{fr}D(ps1)$.

FPSCR[FPRF] is set to the class and sign of the ps0 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if Rc = 1)

• Floating-Point Status and Control Register:

Affected: FPRF (ps0 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		Α

ps_sum1x

ps_sum1x

Paired Single vector SUM low(x'1000 0016')

ps_sum1	frD,frA,frC,frB	(Rc=0)
ps_sum1.	frD,frA,frC,frB	(Rc = 1)

	4	D	Α	В	С	11	Rc
0	5	6 10	11 15	16 20	21 25	26 30	31

The following operations are performed:

```
if HID2[PSE] = 0 then Goto illegal instruction error handler frD(ps0) \leftarrow frC(ps0)
frD(ps1) \leftarrow frA(ps0) + frB(ps1)
```

The floating-point operand in register **fr**C(ps0) is placed into **fr**D(ps0).

The floating-point operand in register $\mathbf{fr}A(ps0)$ is added to the floating-point operand from register $\mathbf{fr}B(ps1)$. If the most-significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to single-precision under control of the floating-point rounding control field RN of the FPSCR and placed into $\mathbf{fr}D(ps1)$.

FPSCR[FPRF] is set to the class and sign of the ps1 result, except for invalid operation exceptions when FPSCR[VE] = 1.

Other registers altered: (exception conditions are based on either ps0 or ps1 values)

• Condition Register (CR1 field):

Affected: FX, FEX, VX, OX (if
$$Rc = 1$$
)


• Floating-Point Status and Control Register:

Affected: FPRF (ps1 only), FR, FI, FX, OX, UX, XX, VXSNAN, VXISI

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA		Yes		А

rfi

Return from Interrupt (x'4C00 0064')



```
 \begin{split} & \text{MSR}[0,5\text{-}9,16\text{-}23\,,\ 25\text{-}27\,,\ 30\text{-}31] \leftarrow \text{SRR}1[0,5\text{-}9,16\text{-}23\,,\ 25\text{-}27\,,\ 30\text{-}31] \\ & \text{MSR}[13] \leftarrow \text{b'0'} \\ & \text{NIA} \leftarrow \text{iea} \ \text{SRR}0[0\text{-}29] \ | | \ 0\text{b}00 \end{split}
```

Bits SRR1[0,5-9,16–23, 25–27, 30–31] are placed into the corresponding bits of the MSR. MSR[13] is set to 0. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address SRR0[0–29] || 0b00. If the new MSR value enables one or more pending exceptions, the exception associated with the highest priority pending exception is generated; in this case the value placed into SRR0 by the exception processing mechanism is the address of the instruction that would have been executed next had the exception not occurred. Note that an implementation may define additional MSR bits, and in this case, may also cause them to be saved to SRR1 from MSR on an exception and restored to MSR from SRR1 on an **rfi**.

This is a supervisor-level, context synchronizing instruction.

Other registers altered:

MSR


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	YES			XL

Reserved

rlwimi*x* rlwimi*x*

Rotate Left Word Immediate then Mask Insert (x'5000 0000')

rlwimi rA,rS,SH,MB,ME (Rc = 0)rlwimi rA,rS,SH,MB,ME (Rc = 1)



 $n \leftarrow \text{SH}$ $r \leftarrow \text{ROTL}(\mathbf{r}S, n)$ $m \leftarrow \text{MASK}(\text{MB}, \text{ME})$ $\mathbf{r}A \leftarrow (r \& m) \mid (\mathbf{r}A \& \neg m)$

The contents of **r**S are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit MBthrough bit ME and 0 bits elsewhere. The rotated data is inserted into **r**A under control of the generated mask.

NOTE: rlwimi can be used to copy a bit field of any length from register **r**S into the contents of **r**A. This field can start from any bit position in **r**S and be placed into any position in **r**A. The length of the field can range from 0 to 32 bits. The remaining bits in register **r**A remain unchanged. :

- To copy byte_0 (bits 0-7) from rS into byte_3 (bits 24-31) of rA, set SH = 8, set MB = 24, and set ME = 31.
- In general, to copy an *n*-bit field that starts in bit position b in register rS into register rA starting a bit position c: set SH = 32 c + b Mod(32), set MB = c, and set ME = (c + n) 1 Mod(32).

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Simplified mnemonics:


inslwi rA,rS,n,b equivalent to rlwimi rA,rS,32 - b,b,b + n - 1 rlwimi rA,rS,32 - (b + n),b,(b + n) - 1

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				М

rlwinmx rlwinmx

Rotate Left Word Immediate then AND with Mask (x'5400 0000')

rlwinm rA,rS,SH,MB,ME (Rc = 0)rlwinm. rA,rS,SH,MB,ME (Rc = 1)



The contents of **r**S are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit MBthrough bit MEand 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **r**A.

NOTE: rlwinm can be used to extract, rotate, shift, and clear bit fields using the methods shown below:

- To extract an *n*-bit field, that starts at bit position *b* in **r**S, right-justified into **r**A (clearing the remaining 32 n bits of **r**A), set SH = b + n, set MB = 32 n, and set ME = 31.
- To extract an *n*-bit field, that starts at bit position *b* in **r**S, left-justified into **r**A (clearing the remaining 32 n bits of **r**A), set SH = b, set MB = 0, and set ME = n 1.
- To rotate the contents of a register left (or right) by n bits, set SH = n (32 n), set MB = 0, and set ME = 31.
- To shift the contents of a register right by *n* bits, by setting SH = 32 n, MB = n, and ME = 31.

It can also be used to clear the high-order b bits of a register and then shift the result left by n bits by setting SH = n, by setting MB = b - n, and by setting ME = 31 - n.

• To clear the low-order n bits of a register, by setting SH = 0, MB = 0, and ME = 31 - n.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

(if Rc = 1)

IBM Confidential

Simplified mnemonics:


extlwi rA,rS, n , b ($n > 0$) extrwi rA,rS, n , b ($n > 0$) rotlwi rA,rS, n rotrwi rA,rS, n slwi rA,rS, n ($n < 32$) srwi rA,rS, n ($n < 32$) clrlwi rA,rS, n ($n < 32$)	equivalent to	rlwinm rA,rS,b,0,n-1 rlwinm rA,rS,b+n,32-n,31 rlwinm rA,rS,n,0,31 rlwinm rA,rS,32-n,0,31 rlwinm rA,rS,n,0,31-n rlwinm rA,rS,32-n,n,31 rlwinm rA,rS,0,n,31 rlwinm rA,rS,0,0,31-n
clrlslwi rA,rS, b , n ($n < 32$)	equivalent to	rlwinm rA,rS, n , $b - n$, $31 - n$

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				M

 \mathbf{rlwnm}_{X} \mathbf{rlwnm}_{X}

Rotate Left Word then AND with Mask (x'5C00 0000')

rlwnm rA,rS,rB,MB,ME (Rc = 0)rlwnm. rA,rS,rB,MB,ME (Rc = 1)



 $\begin{array}{l} n \leftarrow \ \mathbf{r} \mathbb{B}[\ 27-31] \\ r \leftarrow \ \mathbb{R} \mathbb{O} \mathbb{T} \mathbb{L}(\mathbf{r} \mathbb{S}, \ n) \\ \mathfrak{m} \leftarrow \ \mathbb{M} \mathbb{A} \mathbb{S} \mathbb{K}(\mathbb{M} \mathbb{B}, \ \mathbb{M} \mathbb{E}) \\ \mathbf{r} \mathbb{A} \leftarrow \ r \ \& \ \mathfrak{m} \end{array}$

The contents of **r**S are rotated left the number of bits specified by the low-order five bits of **r**B. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **r**A.

NOTE: rlwnm can be used to extract and to rotate bit fields using one of these methods:

- To extract an *n*-bit field, that starts at variable bit position *b* in **r**S, right-justified into **r**A (clearing the remaining 32 n bits of **r**A), set the low-order five bits of **r**B to b + n, set MB = 32 n, and set ME = 31.
- To extract an *n*-bit field, that starts at variable bit position *b* in **r**S, left-justified into **r**A (clearing the remaining 32 n bits of **r**A), set the low-order five bits of **r**B to *b*, set MB = 0, and set ME = n 1.
- To rotate the contents of a register left (or right) by n bits, set the low-order five bits of \mathbf{rB} to n (32 n), set $\mathbf{MB} = 0$, and set $\mathbf{ME} = 31$.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Simplified mnemonics:

rotlwrA,rS,rB equivalent to rlwnm rA,rS,rB,0,31

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				М

SC SC

System Call (x'4400 0002')

					Reserved
	17	00 000	0 0 0 0 0	0000 0000 0000 00	1 0
0	5	6 10	11 15	16	29 30 31

In the PowerPC UISA, the **sc** instruction calls the operating system to perform a service. When control is returned to the program that executed the system call, the content of the registers depends on the register conventions used by the program providing the system service.

This instruction is context synchronizing, as described in Section 4.1.5.1, "Context Synchronizing Instructions," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Other registers altered:

Dependent on the system service

In PowerPC OEA, the **sc** instruction does the following:

```
SRR0 \leftarrowiea CIA + 4

SRR1[1-41-4, 10-151] \leftarrow 0

SRR1[0,5-9, 16-23, 25-27, 30-31] \leftarrow MSR[0,5-9, 16-23, 25-27, 30-31]

MSR \leftarrow new_value (see below)

NIA \leftarrowiea base_ea + 0xC00 (see below)
```

The EA of the instruction following the **sc** instruction is placed into SRR0. Bits 0, 5-9,16-23, 25-27, and 30-31 of the MSR are placed into the corresponding bits of SRR1, and bits 1-4 and 10-15 of SRR1 are set to undefined values.

NOTE: An implementation may define additional MSR bits, and in this case, may also cause them to be saved to SRR1 from MSR on an exception and restored to MSR from SRR1 on an **rfi**; then a system call exception is generated. The exception causes the MSR to be altered as described in Section 6.4, "Exception Definitions" in *The Programming Environments Manual*.

The exception causes the next instruction to be fetched from offset 0xC00 from the physical base address determined by the new setting of MSR[IP].

Other registers altered:


- SRR0
- SRR1
- MSR

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA/OEA				SC

 slw_X

Shift Left Word (x'7C00 0030')

slw rA,rS,rB (Rc = 0)slw. rA,rS,rB (Rc = 1)



```
\begin{array}{l} n \leftarrow \ \mathbf{r} \mathbb{B}[\, 27\text{-}31] \\ \text{r} \leftarrow \text{ROTL}(\mathbf{r} \mathbb{S} \ , \ n) \\ \text{if} \ \mathbf{r} \mathbb{B}[\, 26] \ = \ 0 \\ \text{then} \ m \leftarrow \ \text{MASK}(\, 0 \ , \ 31 \ - \ n) \\ \text{else} \ m \leftarrow \ (\, 32\,) \, 0 \\ \mathbf{r} \mathbb{A} \leftarrow \ \mathbf{r} \ \& \ m \end{array}
```

The contents of **rS** are shifted left the number of bits specified by the low-order five bits of **rB**. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into **rA**. However, shift amounts from 32 to 63 give a zero result.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

srawx srawx

Shift Right Algebraic Word (x'7C00 0630')

srawrA,rS,rB(Rc = 0)sraw.rA,rS,rB(Rc = 1)



```
n \leftarrow rB[27-31]

r \leftarrow ROTL(rS, 32-n)

if rB[26] = 0

then m \leftarrow MASK(n, 31)

else m \leftarrow (32)0

S \leftarrow rS(0)

rA \leftarrow r \& m \mid (32)S \& \neg m

XER[CA] \leftarrow S \& (r \& \neg m[0-31] \neq 0
```

The contents of **r**S are shifted right the number of bits specified by the low-order five bits of **r**B (shift amounts between 0-31). Bits shifted out of position 31 are lost. Bit 0 of **r**S is replicated to fill the vacated positions on the left. The 32-bit result is placed into **r**A. XER[CA] is set if **r**S contains a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes **r**A to receive the 32 bits of **r**S, and XER[CA] to be cleared. However, shift amounts from 32 to 63 give a result of 32 sign bits, and cause XER[CA] to receive the sign bit of **r**S.

NOTE: The **sraw** instruction, followed by **addze**, can be used to divide quickly by 2^n .

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

• XER:


Affected: CA

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

srawix srawix

Shift Right Algebraic Word Immediate (x'7C00 0670')

srawirA,rS,SH(Rc=0)srawi.rA,rS,SH(Rc=1)



```
n \leftarrow \text{SH}
r \leftarrow \text{ROTL}(\mathbf{r}S, 32 - n)
m \leftarrow \text{MASK}(n, 31)
S \leftarrow \mathbf{r}S(0)
\mathbf{r}A \leftarrow r \& m \mid (32)S \& \neg m
\text{XER}[CA] \leftarrow S(0) \& ((r \& \neg m) \neq 0)
```

The contents of **r**S are shifted right SH bits. Bits shifted out of position 31 are lost. Bit 0 of **r**S is replicated to fill the vacated positions on the left. The result is placed into **r**A. XER[CA] is set if the 32 bits of **r**S contain a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes **r**A to receive the value of **r**S, and XER[CA] to be cleared.

NOTE: The **srawi** instruction followed by **addze** instruction can be used to divide quickly by 2^n .

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

• XER:


Affected: CA

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

Srwx Srwx

Shift Right Word (x'7C00 0430')

 \mathbf{r} \mathbf{r}



```
n \leftarrow rB[27-31]

r \leftarrow ROTL(rS, 32-n)

if rB[26] = 0

then m \leftarrow MASK(n, 31)

else m \leftarrow (32)0

rA \leftarrow r \& m
```

The contents of **r**S are shifted right the number of bits specified by the low-order five bits of **r**B (shift amounts between 0-31). Bits shifted out of position 31 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into **r**A. However, shift amounts from 32 to 63 give a zero result.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

stb

Store Byte (x'9800 0000')

rS,d(rA)



```
if \mathbf{r}A = 0
then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + EXTS(d)
MEM(EA, 1) \leftarrow \mathbf{r}S[24-31]
```

EA is the sum $(\mathbf{r}A|0) + d$. The contents of the low-order eight bits of $\mathbf{r}S$ are stored into the byte in memory addressed by EA.


Other registers altered:

PowerPC Architectu	re Level Superviso	or Level Gekko Speci	fic PowerPC Optional	Form
UISA				D

stbu

Store Byte with Update (x'9C00 0000')

rS,d(rA)



$$EA \leftarrow (rA) + EXTS(d)$$
 $MEM(EA, 1) \leftarrow rS[24-31]$
 $rA \leftarrow EA$

EA is the sum $(\mathbf{r}A) + d$. The contents of the low-order eight bits of $\mathbf{r}S$ are stored into the byte in memory addressed by EA.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D


stbux stbux

Store Byte with Update Indexed (x'7C00 01EE')

stbux

rS,rA,rB

Reserved



$$\begin{split} & \texttt{EA} \leftarrow \ (\textbf{r}\texttt{A}) \ + \ (\textbf{r}\texttt{B}) \\ & \texttt{MEM}(\texttt{EA}, \ 1) \leftarrow \ \textbf{r}\texttt{S}[24\text{-}31] \\ & \textbf{r}\texttt{A} \leftarrow \ \texttt{EA} \end{split}$$

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$. The contents of the low-order eight bits of $\mathbf{r}S$ are stored into the byte in memory addressed by EA.

EA is placed into rA.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

stbx

Store Byte Indexed (x'7C00 01AE')

stbx rS,rA,rB

							Reserved
	31	S	А	В		215	0
0	5	6 10	11 ′	15 16	21	22	30 31

```
if \mathbf{r}A = 0
then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + (\mathbf{r}B)
MEM(EA, 1) \leftarrow \mathbf{r}S[24-31]
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The contents of the low-order eight bits of $\mathbf{r}S$ are stored into the byte in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

stfd

Store Floating-Point Double (x'D800 0000')

stfd frS,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$.

The contents of register frS are stored into the double word in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

stfdu stfdu

Store Floating-Point Double with Update (x'DC00 0000')

stfdu



EA is the sum $(\mathbf{r}A) + d$.

The contents of register frS are stored into the double word in memory addressed by EA.

EA is placed into rA.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

stfdux stfdux

Store Floating-Point Double with Update Indexed (x'7C00 05EE')

stfdux

frS,rA,rB

Reserved

	31	S	А	В	759	0
(5	6 10	11 15	16 20	21 30	31

$$EA \leftarrow (rA) + (rB)$$
 $MEM(EA, 8) \leftarrow (frS)$
 $rA \leftarrow EA$

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$.

The contents of register frS are stored into the double word in memory addressed by EA.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

stfdx stfdx

Store Floating-Point Double Indexed (x'7C00 05AE')

stfdx frS,rA,rB

Reserved

	31	S		А	В	727	0
0	5	6	10 1	1 15		21 30	31

if
$$\mathbf{r}A = 0$$

then $b \leftarrow 0$
else $b \leftarrow (\mathbf{r}A)$
 $EA \leftarrow b + (\mathbf{r}B)$
 $MEM(EA, 8) \leftarrow (\mathbf{fr}S)$

EA is the sum $(\mathbf{r}A|0) + \mathbf{r}B$.

The contents of register frS are stored into the double word in memory addressed by EA.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

stfiwx stfiwx

Store Floating-Point as Integer Word Indexed (x'7C00 07AE')

stfiwx

frS,rA,rB

								Reserv	red
	31	S		A	В		983		0
C	5	6 1	0 11	15	16	20	21	30	31
	if r A = 0)							
	then b \leftarrow	0							
	$\texttt{else} \ \texttt{b} \leftarrow$	(r A)							
	$\mathtt{EA} \leftarrow \mathtt{b} +$	(r B)							
	MEM(EA, 4	$1) \leftarrow \mathbf{fr} S[32-$	53]						

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The contents of the low-order 32 bits of register **frS** are stored, without conversion, into the word in memory addressed by EA.

This instruction when preceded by the floating-point convert to integer word (fctiwx) or floating-point convert to integer word with round toward zero (fctiwzx) will store the 32-bit integer value of a double-precision floating-point number. (see fctiwx and fctiwzx instructions)

Do NOT attempt to use this instruction to store the ps1 value for paired-single floating-point operands, the stored value is undefined.

If the content of register **frS** is a double-precision floating point number, the low-order 32 bits of the 52 bit mantissa are stored. (without the exponent, this could be a meaningless value)

If the contents of register **fr**S were produced, either directly or indirectly, by an **lfs** instruction, a single-precision arithmetic instruction, or **frsp**, then the value stored is the low-order 32 bits of the 52 bit mantissa of the double-precision number. (all single-precision floating-point numbers are maintained in double precision format in the floating-point register file)

When HID2[PSE] = 1, the input operand in **fr**S must be the result of an **fctiw** or **fctiwz** instruction. Otherweise, the result is undefined.

Other registers altered:


None

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA			YES	Х

stfs

Store Floating-Point Single (x'D000 0000')

stfs frS,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$.

The contents of register **fr**S are converted to single-precision and stored into the word in memory addressed by EA. For a discussion on floating-point store conversions, see Section D.7, "Floating-Point Store Instructions."


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

stfsu

Store Floating-Point Single with Update (x'D400 0000')

stfsu



EA is the sum $(\mathbf{r}A) + d$.

The contents of **fr**S are converted to single-precision and stored into the word in memory addressed by EA. For a discussion on floating-point store conversions, see Section D.7, "Floating-Point Store Instructions," in *The Programming Environments Manual*.

EA is placed into rA.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

stfsux stfsux

Store Floating-Point Single with Update Indexed (x'7C00 056E')

stfsux

frS,rA,rB

								Reserv	ed
	31	S	А			В	695		0
0	5	6 10	11	15	16	20	21	30	31
	$EA \leftarrow (rA) + (rB)$ $MEM(EA, 4) \leftarrow SINGLE(frS)$ $rA \leftarrow EA$								

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$.

The contents of **frS** are converted to single-precision and stored into the word in memory addressed by EA. For a discussion on floating-point store conversions, see Section D.7, "Floating-Point Store Instructions," in *The Programming Environments Manual*.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

stfsx

Store Floating-Point Single Indexed (x'7C00 052E')

stfsx frS,rA,rB

Reserved



if $\mathbf{r}A = 0$ then $\mathbf{b} \leftarrow 0$ else $\mathbf{b} \leftarrow (\mathbf{r}A)$ $\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)$ $\mathbf{MEM}(\mathbf{E}A, 4) \leftarrow \mathbf{SINGLE}(\mathbf{fr}S)$

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$.

The contents of register **fr**S are converted to single-precision and stored into the word in memory addressed by EA. For a discussion on floating-point store conversions, see Section D.7, "Floating-Point Store Instructions," in *The Programming Environments Manual*.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

sth

Store Half Word (x'B000 0000')

rS,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$. The contents of the low-order 16 bits of $\mathbf{r}S$ are stored into the half word in memory addressed by EA.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

sthbrx sthbrx

Store Half Word Byte-Reverse Indexed (x'7C00 072C')

sthbrx

rS,rA,rB

Γ	31	S	А	В	918	0
() 5	6 10	11 15	16 20	21 3	0 31

```
if \mathbf{r}A = 0
then \mathbf{b} \leftarrow 0
else \mathbf{b} \leftarrow (\mathbf{r}A)
\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)
\mathbf{MEM}(\mathbf{E}A, 2) \leftarrow \mathbf{r}S[24-31] \mid \mid \mathbf{r}S[16-23]
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The contents of the low-order eight bits (24-31) of **r**S are stored into bits 0–7 of the half word in memory addressed by EA. The contents of the subsequent low-order eight bits (16-23) of **r**S are stored into bits 8–15 of the half word in memory addressed by EA.

Other registers altered:

• None


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

Reserved

sthu sthu

Store Half Word with Update (x'B400 0000')

rS,d(rA)



$$EA \leftarrow (\mathbf{r}A) + EXTS(d)$$
 $MEM(EA, 2) \leftarrow \mathbf{r}S[16-31]$
 $\mathbf{r}b \leftarrow Fb$

EA is the sum $(\mathbf{r}A)$ + d. The contents of the low-order 16 bits of $\mathbf{r}S$ are stored into the half word in memory addressed by EA.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

sthux sthux

Store Half Word with Update Indexed (x'7C00 036E')

sthux

rS,rA,rB

					Reserved
31	S	А	В	439	0
0 5	6 10	11 15	16 20	21	30 31

$$EA \leftarrow (rA) + (rB)$$
 $MEM(EA, 2) \leftarrow rS[16-31]$
 $rA \leftarrow EA$

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$. The contents of the low-order 16 bits of $\mathbf{r}S$ are stored into the half word in memory addressed by EA.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

sthx

Store Half Word Indexed (x'7C00 032E')

sthx rS,rA,rB

Reserved



```
if \mathbf{r}A = 0
then \mathbf{b} \leftarrow 0
else \mathbf{b} \leftarrow (\mathbf{r}A)
\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)
\mathbf{MEM}(\mathbf{E}A, 2) \leftarrow \mathbf{r}S[16-31]
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The contents of the low-order 16 bits of $\mathbf{r}S$ are stored into the half word in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

stmw stmw

Store Multiple Word (x'BC00 0000')

rS,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$.

$$n = (32 - rS).$$

n consecutive words starting at EA are stored from the GPRs **r**S through **r31**. For example, if $\mathbf{rS} = 30$, 2 words are stored.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined. For additional information about alignment and DSI exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in the *PowerPC Microprocessor Family: The Programming Environments* manual..

NOTE: In some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual store instructions that produce the same results.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

stswi stswi

Store String Word Immediate (x'7C00 05AA')

stswi rS,rA,NB

Reserved

	31	S	А	NB	725	0
0	5	6 10	11 15	16 20	21 30	31

```
if \mathbf{r}A = 0
then EA \leftarrow 0
else EA \leftarrow (\mathbf{r}A)
if NB = 0
then n \leftarrow 32
else n \leftarrow NB
r \leftarrow rS - 1
i \leftarrow 0
do while n > 0
         if i = 0
             then r \leftarrow r + 1 \pmod{32}
        MEM(EA, 1) \leftarrow GPR(r)[i,i+7]
         i \leftarrow i + 8
         if i = 32
             then i \leftarrow 0
         EA \leftarrow EA + 1
         n \leftarrow n - 1
```

EA is ($\mathbf{r}A|0$). Let $n = \mathrm{NB}$ if NB not_equal0, n = 32 if NB = 0; n is the number of bytes to store. Let $nr = \mathrm{CEIL}(n/4)$; nr is the number of registers to supply data.

n consecutive bytes starting at EA are stored from GPRs **r**S through **r**S + nr - 1 Bytes are stored left to right from each register. The sequence of registers wraps around through **r**0 if required.

Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked. For additional information about data alignment exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

NOTE: In some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual store instructions that produce the same results.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

stswx stswx

Store String Word Indexed (x'7C00 052A')

stswx rS,rA,rB

Reserved



```
if \mathbf{r}A = 0
then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + (rB)
n \leftarrow XER[25-31]
r \leftarrow rS - 1
i \leftarrow 0
do while n > 0
         if i = 0
              then r \leftarrow r + 1 \pmod{32}
         MEM(EA, 1) \leftarrow GPR(r)[i,i+7]
         i \leftarrow i + 8
         if i = 32
              then i \leftarrow 0
         EA \leftarrow EA + 1
         n \leftarrow n - 1
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. Let n = XER[25-31]; n is the number of bytes to store. Let nr = CEIL(n / 4); nr is the number of registers to supply data.

n consecutive bytes starting at EA are stored from GPRs **r**S through **r**S + nr - 1. Bytes are stored left to right from each register. The sequence of registers wraps around through **r0** if required. If n = 0, no bytes are stored.

Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked. For additional information about data alignment exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

NOTE: In some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual store instructions that produce the same results.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

stw

Store Word (x'9000 0000')

rS,d(rA)



EA is the sum $(\mathbf{r}A|0) + d$. The contents of $\mathbf{r}S$ are stored into the word in memory addressed by EA.

Other registers altered:

 $\texttt{MEM}(\texttt{EA}, \texttt{4}) \leftarrow \texttt{r}\texttt{S}$

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

stwbrx stwbrx

Store Word Byte-Reverse Indexed (x'7C00 052C')

stwbrx

rS,rA,rB

									Rese	rved
	31	S			A	В		66	2	0
0	5	6	10	11	15	16	20	21	30	31
	if $\mathbf{r}A = 0$ then $b \leftarrow$ else $b \leftarrow$ $EA \leftarrow b +$ MEM(EA, 4)	0 (r A) (r B)	-31]		r S[16-23]	r S[8-15]	r S[0-7]		

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The contents of the low-order eight bits (24-31) of $\mathbf{r}S$ are stored into bits 0–7 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits (16-23) of $\mathbf{r}S$ are stored into bits 8–15 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits (8-15) of $\mathbf{r}S$ are stored into bits 16–23 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits (0-7) of $\mathbf{r}S$ are stored into bits 24–31 of the word in memory addressed by EA.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

stwcx. stwcx.

Store Word Conditional Indexed (x'7C00 012D')

stwcx. rS,rA,rB

```
31
                              S
                                                 Α
                                                                          В
                                                                                                         150
0
                 5 6
                                      10 11
                                                            15 16
                                                                                   20 21
                                                                                                                              30 31
        if \mathbf{r}A = 0
        then b \leftarrow 0
        else b \leftarrow (rA)
        EA \leftarrow b + (rB)
        if RESERVE
                 then
                     MEM(EA, 4) \leftarrow rS
                     CR0 \leftarrow 0b00 \mid \mid 0b1 \mid \mid XER[SO]
                     RESERVE \leftarrow 0
                 else
                      CR0 \leftarrow 0b00 \mid \mid 0b0 \mid \mid XER[SO]
```

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. If the reserved bit is set, the **stwcx.** instruction stores **r**S to effective address $(\mathbf{r}A + \mathbf{r}B)$, clears the reserved bit, and sets CR0[EQ]. If the reserved bit is not set, the **stwcx.** instruction does not do a store; it leaves the reserved bit cleared and clears CR0[EQ]. Software must look at CR0[EQ] to see if the **stwcx.** was successful.

The reserved bit is set by the **lwarx** instruction. The reserved bit is cleared by any **stwcx.** instruction to any address, and also by snooping logic if it detects that another processor does any kind of write or invalidate to the block indicated in the reservation buffer when reserved is set.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined. For additional information about alignment and DSI exceptions, see Section 6.4.3, "DSI Exception (0x00300)," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

The granularity with which reservations are managed is implementation-dependent. Therefore, the memory to be accessed by the load and reserve and store conditional instructions should be controlled by a system library program.

Because the hardware doesn't compare reservation address when executing the stwcx. instruction, operating systems software MUST reset the reservation if an exception or other type of interrupt occurs to insure atomic memory references of **lwarx** and **stwcx.** pairs. Other registers altered:

- CR0 field is set to reflect whether the store operation was performed as follows: CR0[LT GT EQ S0] = 0b00 || store_performed || XER[SO]
- Condition Register (CR0 field):


Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

stwu stwu

Store Word with Update (x'9400 0000')

rS,d(rA)



$$\begin{aligned} & \text{EA} \leftarrow (\textbf{r} \text{A}) + \text{EXTS}(\textbf{d}) \\ & \text{MEM}(\text{EA}, 4) \leftarrow \textbf{r} \text{S} \\ & \textbf{r} \text{A} \leftarrow \text{EA} \end{aligned}$$

EA is the sum $(\mathbf{r}A) + d$. The contents of $\mathbf{r}S$ are stored into the word in memory addressed by EA.

EA is placed into rA.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

stwux stwux

Store Word with Update Indexed (x'7C00 016E')

stwux rS,rA,rB

Reserved



$$\mathtt{EA} \leftarrow (\mathtt{rA}) + (\mathtt{rB})$$
 $\mathtt{MEM}(\mathtt{EA}, 4) \leftarrow \mathtt{rS}$
 $\mathtt{rA} \leftarrow \mathtt{EA}$

EA is the sum $(\mathbf{r}A) + (\mathbf{r}B)$. The contents of $\mathbf{r}S$ are stored into the word in memory addressed by EA.

EA is placed into **r**A.

If $\mathbf{r}A = 0$, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

stwx

Store Word Indexed (x'7C00 012E')

stwx rS,rA,rB

Reserved



if
$$\mathbf{r}A = 0$$

then $b \leftarrow 0$
else $b \leftarrow (\mathbf{r}A)$
 $EA \leftarrow b + (\mathbf{r}B)$
 $MEM(EA, 4) \leftarrow \mathbf{r}S$

EA is the sum $(\mathbf{r}A|0) + (\mathbf{r}B)$. The contents of $\mathbf{r}S$ are stored into the word in memory addressed by EA.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

subfx subfx


Subtract From (x'7C00 0050')

 subf
 rD,rA,rB
 (OE = 0 Rc = 0)

 subf.
 rD,rA,rB
 (OE = 0 Rc = 1)

 subfo
 rD,rA,rB
 (OE = 1 Rc = 0)

 subfo.
 rD,rA,rB
 (OE = 1 Rc = 1)



The sum \neg (**r**A) + (**r**B) + 1 is placed into **r**D. (equivlent to (rB)--(**r**A))

The **subf** instruction is preferred for subtraction because it sets few status bits.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

• XER:

Affected: SO, OV (if OE = 1)

Simplified mnemonics:


sub rD,rA,rB equivalent to subf rD,rB,rA

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				хо

subfcx subfcx

Subtract from Carrying (x'7C00 0010')

subfcrD,rA,rB(OE = 0 Rc = 0)subfc.rD,rA,rB(OE = 0 Rc = 1)subfcorD,rA,rB(OE = 1 Rc = 0)subfco.rD,rA,rB(OE = 1 Rc = 1)



The sum \neg (rA) + (rB) + 1 is placed into rD. (equivlent to (rB)--(rA))

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see next).

• XER:

Affected: CA

Affected: SO, OV (if OE = 1)

NOTE: The setting of the affected bits in the XER reflects overflow of the 32-bit results. For further information see Chapter 3, "Operand Conventions" in the *PowerPC Microprocessor Family: The Programming Environments* manual.

Simplified mnemonics:


subc rD,rA,rB equivalent to subfc rD,rB,rA

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

subfex subfex

Subtract from Extended (x'7C00 0110')

subfe	rD,rA,rB	(OE = 0 Rc = 0)
subfe.	rD,rA,rB	(OE = 0 Rc = 1)
subfeo	rD,rA,rB	(OE = 1 Rc = 0)
subfeo.	rD,rA,rB	(OE = 1 Rc = 1)



The sum \neg (rA) + (rB) + XER[CA] is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if
$$Rc = 1$$
)

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (See Chapter 3, "Operand Conventions" in the *PowerPC Microprocessor Family: The Programming Environments* manual for setting of affected bits.)

• XER:

Affected: CA

Affected: SO, OV (if OE = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

subfic subfic

Subtract from Immediate Carrying (x'2000 0000')

subfic

rD,rA,SIMM



The sum \neg (**r**A) + EXTS(SIMM) + 1 is placed into **r**D (Equivalent to EXTS(SIMM)-(**r**A)). Other registers altered:

• XER:

Affected: CA

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

subfmex subfmex

Subtract from Minus One Extended (x'7C00 01D0')

subfme	rD,rA	(OE = 0 Rc = 0)
subfme.	rD,rA	(OE = 0 Rc = 1)
subfmeo	rD,rA	(OE = 1 Rc = 0)
subfmeo.	rD,rA	(OE = 1 Rc = 1)

Reserved

	31	D	А	00000	OE 232	Rc
0	5	6 10	11 15	16 20	21 22	30 31

$$rD \leftarrow \neg (rA) + XER[CA] - 1$$

The sum \neg (**r**A) + XER[CA] + (32)1 is placed into **r**D.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO
$$(if Rc = 1)$$

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (See Chapter 3, "Operand Conventions," in the *PowerPC Microprocessor Family: The Programming Environments* manual.)

• XER:

Affected: CA

Affected: SO, OV (if OE = 1)


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

subfzex subfzex

Subtract from Zero Extended (x'7C00 0190')

subfzerD,rA(OE = 0 Rc = 0)subfze.rD,rA(OE = 0 Rc = 1)subfzeorD,rA(OE = 1 Rc = 0)subfzeo.rD,rA(OE = 1 Rc = 1)

Reserved



 $\mathbf{r} \texttt{D} \leftarrow \neg \ (\mathbf{r} \texttt{A}) \ + \ \texttt{XER[CA]}$

The sum \neg (**r**A) + XER[CA] is placed into **r**D.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

(if Rc = 1)

NOTE: CR0 field may not reflect the infinitely precise result if overflow occurs (see next).

• XER:

Affected: CA

Affected: SO, OV

(if OE = 1)

NOTE: See Chapter 3, "Operand Conventions," in the *PowerPC Microprocessor Family: The Programming Environments* manual.

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				ХО

SyncSynchronize (x'7C00 04AC')

sync

☐ Reserved

									•••
31		00000	0 0 0 00			00000	59	98	0
0 5	6	10	11	15	16	20	21	30	31

The **sync** instruction provides an ordering function for the effects of all instructions executed by a given processor. Executing a **sync** instruction ensures that all instructions preceding the **sync** instruction appear to have completed before the **sync** instruction completes, and that no subsequent instructions are initiated by the processor until after the **sync** instruction completes. When the **sync** instruction completes, all external accesses caused by instructions preceding the **sync** instruction will have been performed with respect to all other mechanisms that access memory. For more information on how the **sync** instruction affects the VEA, refer to Chapter 5, "Cache Model and Memory Coherency" in the *PowerPC Microprocessor Family: The Programming Environments* manual. Multiprocessor implementations also send a **sync** address-only broadcast that is useful in some designs. For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the **sync** broadcast signals to that buffer that previous loads/stores must be completed before any following loads/stores.

The **sync** instruction can be used to ensure that the results of all stores into a data structure, caused by store instructions executed in a "critical section" of a program, are seen by other processors before the data structure is seen as unlocked.

The functions performed by the **sync** instruction will normally take a significant amount of time to complete, so indiscriminate use of this instruction may adversely affect performance. In addition, the time required to execute **sync** may vary from one execution to another.

The **eieio** instruction may be more appropriate than **sync** for many cases.

This instruction is execution synchronizing. For more information on execution synchronization, see Section 4.1.5, "Synchronizing Instructions," in *The Programming Environments Manual*.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				X

tlbie

Translation Lookaside Buffer Invalidate Entry (x'7C00 0264')

tlbie rB



VPS $\leftarrow \mathbf{r}B[4-19]$

Identify TLB entries corresponding to VPS

Each such TLB entry \leftarrow invalid

EA is the contents of **r**B. If the translation lookaside buffer (TLB) contains an entry corresponding to EA, that entry is made invalid (that is, removed from the TLB).

Multiprocessing implementations (for example, the 601, and 604) send a **tlbie** address-only broadcast over the address bus to tell other processors to invalidate the same TLB entry in their TLBs.

The TLB search is done regardless of the settings of MSR[IR] and MSR[DR]. The search is done based on a portion of the logical page number within a segment, without reference to the SLB, segment table, or segment registers. All entries matching the search criteria are invalidated.

Block address translation for EA, if any, is ignored. Refer to Section 7.5.3.4, "Synchronization of Memory Accesses and Referenced and Changed Bit Updates" and Section 7.6.3, "Page Table Updates" in the *PowerPC Microprocessor Family: The Programming Environments* manual for other requirements associated with the use of this instruction.

This is a supervisor-level instruction and optional in the PowerPC architecture.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	YES		YES	Х

tlbsync

tlbsync

TLB Synchronize (x'7C00 046C')

					Reserved
31	00000	0 0 0 0 0	00000	566	0
0 5	6 10	11 15	16 20	21	30 31

If an implementation sends a broadcast for **tlbie** then it will also send a broadcast for **tlbsync**. Executing a **tlbsync** instruction ensures that all **tlbie** instructions previously executed by the processor executing the **tlbsync** instruction have completed on all other processors.

The operation performed by this instruction is treated as a caching-inhibited and guarded data access with respect to the ordering done by **eieio**.

NOTE: The 601 expands the use of the **sync** instruction to cover **tlbsync** functionality.

Refer to Section 7.5.3.4, "Synchronization of Memory Accesses and Referenced and Changed Bit Updates" and Section 7.6.3, "Page Table Updates" in the *PowerPC Microprocessor Family: The Programming Environments* manual for other requirements associated with the use of this instruction.

This instruction is supervisor-level and optional in the PowerPC architecture.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
OEA	YES		YES	Х

tw tw

Trap Word (x'7C00 0008')

tw TO,rA,rB



```
a \leftarrow \text{EXTS}(\mathbf{r}A)
b \leftarrow \text{EXTS}(\mathbf{r}B)
if (a < b) \& \text{TO}[0] then TRAP
if (a > b) \& \text{TO}[1] then TRAP
if (a = b) \& \text{TO}[2] then TRAP
if (a < U \ b) \& \text{TO}[3] then TRAP
if (a > U \ b) \& \text{TO}[4] then TRAP
```

The contents of **r**A are compared arithmetically with the contents **r**B for TO[0, 1, 2]. The contents of **r**A are compared logically with the contents **r**B for TO[3, 4]. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:

• None

Simplified mnemonics:


tweq rA,rB	equivalent to	tw	4, rA,rB
twlgerA,rB	equivalent to	tw	5, rA,rB
trap	equivalent to	tw	31,0,0

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

twi twi

Trap Word Immediate (x'0C00 0000')

twi TO,rA,SIMM



```
a \leftarrow \text{EXTS}(\mathbf{r}A)
if (a < \text{EXTS}(\text{SIMM})) \& \text{TO}[0] then TRAP
if (a > \text{EXTS}(\text{SIMM})) \& \text{TO}[1] then TRAP
if (a = \text{EXTS}(\text{SIMM})) \& \text{TO}[2] then TRAP
if (a < \text{U} \text{EXTS}(\text{SIMM})) \& \text{TO}[3] then TRAP
if (a > \text{U} \text{EXTS}(\text{SIMM})) \& \text{TO}[4] then TRAP
```

The contents of **r**A are compared arithmetically with the sign-extended value of the SIMM field for TO[0, 1, 2]. The contents of **r**A are compared logically with the sign-extended value of the SIMM field for TO[3, 4]. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:

• None

Simplified mnemonics:


twgtirA,valueequivalent totwi8,rA,valuetwlleirA,valueequivalent totwi6,rA,value

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

XOr*x*

XOR (x'7C00 0278')

xorrA,rS,rB(Rc = 0)xor.rA,rS,rB(Rc = 1)



$$\mathbf{r} \mathtt{A} \leftarrow (\mathbf{r} \mathtt{S}) \oplus (\mathbf{r} \mathtt{B})$$

The contents of **r**S are XORed with the contents of **r**B and the result is placed into **r**A.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				Х

xori

XOR Immediate (x'6800 0000')

xori rA,rS,UIMM



The contents of rS are XORed with $0x0000 \parallel UIMM$ and the result is placed into rA.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

xoris

XOR Immediate Shifted (x'6C00 0000')

xoris

rA,rS,UIMM



The contents of **r**S are XORed with UIMM \parallel 0x0000 and the result is placed into **r**A.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Gekko Specific	PowerPC Optional	Form
UISA				D

Appendix A- Gekko Instruction Set

A.1 Instructions Sorted by Opcode

Table A-1 lists the instructions defined in the PowerPC architecture in numeric order by opcode.



Table A-1 Complete Instruction List Sorted by Opcode

Name	0	5	6 7 8	9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 2	25 2	26 2	7 2	28 2	9 30	31
twi		000011	ТО		А			SIMM						
ps_cmpu0		000100	crfD	0 0	А	В	0	0 0 0 0) (0	0	0	0	0
psq_lx		000100	D		А	В	w	i	0	0 0	1	1	0	0
psq_stx		000100	S		А	В	w	i	0	0 0	1	1	1	0
ps_sum0		000100	D		А	В		С		0 1	C	1	0	Rc
ps_sum1		000100	D		А	В		С		0 1	C	1	1	Rc
ps_muls0		000100	D		А	0 0 0 0 0		С		0 1	1	0	0	Rc
ps_muls1		000100	D		А	0 0 0 0 0		С		0 1	1	0	1	Rc
ps_madds0		000100	D		А	В		С		0 1	1	1	0	Rc
ps_madds1		000100	D		А	В		С		0 1	1	1	1	Rc
ps_div		000100	D		А	В	0	0 0 0 0		1 0	0	1	0	Rc
ps_sub		000100	D		А	В	0	0 0 0 0		1 0	1	0	0	Rc
ps_add		000100	D		А	В	0	0 0 0 0		1 0	. 1 	0	1	Rc
ps_sel		000100	D		А	В		С		1 0	/ 1 	1	1	Rc
ps_res		000100	D		00000	В		00000		1 1	0	0	0	Rc
ps_mul		000100	D		А	00000		С		1 1	0	0	1	Rc
ps_rsqrte		000100	D		00000	В		00000		1 1	0	1	0	Rc
ps_msub		000100	D		А	В		С		1 1	1	0	0	Rc
ps_madd		000100	D		А	В		С		1 1	1	0	1	Rc
ps_nmsub		000100	D		А	В		С		1 1	1	1	0	Rc

Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
ps_nmadd	000100	D	А	В	C 1 1 1 1 1 Rc
ps_cmpo0	000100	crfD 00	А	В	0 0 0 0 1 0 0 0 0 0
psq_lux	000100	D	А	В	w i 100110 0
psq_stux	000100	S	А	В	w i 100111 0
ps_neg	000100	D	00000	В	0 0 0 0 1 0 1 0 0 0 Rc
ps_cmpu1	000100	crfD 00	А	В	0 0 0 1 0 0 0 0 0 0 0
ps_mr	000100	D	00000	В	0 0 0 1 0 0 1 0 0 0 Rc
ps_cmpo1	000100	crfD 00	А	В	0 0 0 1 1 0 0 0 0 0 0
ps_nabs	000100	D	00000	В	0 0 1 0 0 0 1 0 0 0 Rc
ps_abs	000100	D	00000	В	0 1 0 0 0 0 1 0 0 0 Rc
ps_merge00	000100	D	А	В	1 0 0 0 0 1 0 0 0 0 Rc
ps_merge01	000100	D	А	В	1 0 0 0 1 1 0 0 0 0 Rc
ps_merge10	000100	D	А	В	1 0 0 1 0 1 0 1 0 1 Rc
ps_merge11	000100	D	А	В	1 0 0 1 1 1 0 0 0 0 Rc
dcbz_l	000100	00000	А	В	1 1 1 1 1 1 0 1 1 0 0
mulli	000111	D	А		SIMM
subfic	001000	D	А		SIMM
cmpli	001010	crfD 0 L	А		UIMM
cmpi	001011	crfD 0 L	Α		SIMM
addic	001100	D	А		SIMM
addic.	001101	D	А		SIMM
addi	001110	D	Α		SIMM
addis	001111	D	А		SIMM
bcx	010000	ВО	ВІ		BD AALK
sc	010001	00000	00000	0000	0000000000 1 0
b x	010010			LI	AALK
mcrf	010011	crfD 0 0	crfS 0 0	00000	0000000000000
bclrx	010011	ВО	BI	00000	0000010000 LK
crnor	010011	crbD	crbA	crbB	0000100001 0
rfi	010011	00000	00000	00000	0000110010 0
crandc	010011	crbD	crbA	crbB	001000001 0
isync	010011	00000	00000	00000	0010010110 0
crxor	010011	crbD	crbA	crbB	0011000001 0

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 3	0 31	
crnand	010011	crbD	crbA	crbB	00111	00001	0	
crand	010011	crbD	crbA	crbB	010000001			
creqv	010011	crbD	crbA	crbB	01001	00001	0	
crorc	010011	crbD	crbA	crbB	01101	00001	0	
cror	010011	crbD	crbA	crbB	01110	00001	0	
bcctrx	010011	ВО	ВІ	00000	10000	10000	LK	
rlwimix	010100	S	А	SH	МВ	ME	Rc	
rlwinmx	010101	S	А	SH	МВ	ME	Rc	
rlwnmx	010111	S	А	В	МВ	ME	Rc	
ori	011000	S	А		UIMM			
oris	011001	S	А		UIMM			
xori	011010	S	А		UIMM			
xoris	011011	S	А		UIMM			
andi.	011100	8	А		UIMM			
andis.	011101	S	А		UIMM			
стр	011111	crfD 0 L	А	В	00000	00000	0	
tw	011111	ТО	А	В	00000	00100	0	
subfcx	011111	D	А	В	OE 0000	001000	Rc	
addcx	011111	D	А	В	OE 0000	001010	Rc	
mulhwux	011111	D	А	В	0 0 0 0 0	001011	Rc	
mfcr	011111	D	00000	00000	00000	10011	0	
lwarx	011111	D	А	В	00000	10100	0	
lwzx	011111	D	А	В	00000	10111	0	
slwx	011111	S	Α	В	00000	11000	Rc	
cntlzwx	011111	S	А	00000	00000	11010	Rc	
andx	011111	S	А	В	00000	11100	Rc	
cmpl	011111	crfD 0 L	А	В	00001	00000	0	
subf <i>x</i>	011111	D	А	В	OE 0000	101000	Rc	
dcbst	011111	00000	А	В	00001	10110	0	
lwzux	011111	D	Α	В	00001	10111	0	
andc <i>x</i>	011111	S	Α	В	00001	11100	Rc	
mulhwx	011111	D	А	В	0 0001	001011	Rc	
mfmsr	011111	D	00000	00000	00010	10011	0	

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 2	22 23 24 25 26 27 28 29 3	0 31
dcbf	011111	00000	А	В		0001010110	0
lbzx	011111	D	А	В		0001010111	0
negx	011111	D	А	00000	OE	0001101000	Rc
lbzux	011111	D	А	В		0001110111	0
norx	011111	S	Α	В		0001111100	Rc
subfe <i>x</i>	011111	О	Α	В	OE	0010001000	Rc
addex	011111	D	А	В	OE	0010001010	Rc
mtcrf	011111	S	0 CF	RM 0		001001000	0
mtmsr	011111	8	00000	00000		0010010010	0
stwcx.	011111	8	Α	В		0010010110	1
stwx	011111	S	А	В		0010010111	0
stwux	011111	8	Α	В		0010110111	0
subfze <i>x</i>	011111	D	А	00000	OE	0011001000	Rc
addze <i>x</i>	011111	D	А	00000	OE	0011001010	Rc
mtsr	011111	S	0 SR	00000		0011010010	0
stbx	011111	S	А	В		0011010111	0
subfmex	011111	D	А	00000	OE	0011101000	Rc
addmex	011111	D	А	00000	OE	0011101010	Rc
mullwx	011111	D	А	В	OE	0011101011	Rc
mtsrin	011111	S	00000	В		0011110010	0
dcbtst	011111	00000	А	В		0011110110	0
stbux	011111	S	А	В		0011110111	0
add <i>x</i>	011111	D	А	В	OE	0100001010	Rc
dcbt	011111	00000	А	В		0100010110	0
lhzx	011111	D	А	В		0100010111	0
eqv <i>x</i>	011111	S	А	В		0100011100	Rc
tlbie	011111	00000	00000	В		0100110010	0
eciwx	011111	D	А	В		0100110110	0
lhzux	011111	D	А	В		0100110111	0
xorx	011111	S	А	В		0100111100	Rc
mfspr	011111	D	S	or		0101010011	0
lhax	011111	D	А	В		0101010111	0
mftb	011111	D	tk	or		0101110011	0

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
lhaux	011111	D	А	В	0101110111	0
sthx	011111	S	А	В	0110010111	0
orcx	011111	S	А	В	0110011100	Rc
ecowx	011111	S	А	В	0110110110	0
sthux	011111	S	А	В	0110110111	0
orx	011111	S	А	В	0110111100	Rc
divw u <i>x</i>	011111	D	Α	В	OE 0111001011	Rc
mtspr	011111	S	SĮ	pr	0111010011	0
dcbi	011111	00000	А	В	0111010110	0
nandx	011111	S	А	В	0111011100	Rc
divw <i>x</i>	011111	D	А	В	OE 0111101011	Rc
mcrxr	011111	crfD 0 0	00000	00000	100000000	0
Iswx	011111	D	А	В	1000010101	0
lwbrx	011111	D	А	В	1000010110	0
lfsx	011111	D	А	В	1000010111	0
srwx	011111	S	А	В	1000011000	Rc
tlbsync	011111	00000	00000	00000	1000110110	0
lfsux	011111	D	А	В	1000110111	0
mfsr	011111	D	0 SR	00000	1001010011	0
Iswi	011111	D	А	NB	1001010101	0
sync	011111	00000	00000	00000	1001010110	0
lfdx	011111	D	А	В	1001010111	0
lfdux	011111	D	А	В	1001110111	0
mfsrin	011111	D	00000	В	1010010011	0
stswx	011111	S	А	В	1010010101	0
stwbrx	011111	S	А	В	1010010110	0
stfsx	011111	S	А	В	1010010111	0
stfsux	011111	S	А	В	1010110111	0
stswi	011111	S	А	NB	1011010101	0
stfdx	011111	S	А	В	1011010111	0
stfdux	011111	S	А	В	1011110111	0
Ihbrx	011111	D	А	В	1100010110	0
sraw <i>x</i>	011111	S	А	В	1100011000	Rc

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19	20 21 22 23 24 25 26 27 28 29 30 31			
srawi <i>x</i>	011111	S	А	SH	1100111000 Rc			
eieio	011111	00000	00000	00000 1101010110				
sthbrx	011111	S	А	В	1110010110 0			
extsh <i>x</i>	011111	S	А	00000	1110011010 Rc			
extsb <i>x</i>	011111	S	А	00000	1110111010 Rc			
icbi	011111	00000	А	В	1111010110 0			
stfiwx	011111	S	А	В	1111010111 0			
dcbz	011111	00000	А	В	1111110110 0			
lwz	100000	D	А		d			
lwzu	100001	D	А		d			
lbz	100010	D	А		d			
lbzu	100011	D	А		d			
stw	100100	S	А	d				
stwu	100101	S	А	d				
stb	100110	S	А	d				
stbu	100111	S	А	d				
lhz	101000	D	А		d			
lhzu	101001	D	А		d			
lha	101010	D	А		d			
lhau	101011	D	А		d			
sth	101100	S	А		d			
sthu	101101	S	А		d			
lmw	101110	D	А		d			
stmw	101111	8	Α		d			
lfs	110000	D	А		d			
lfsu	110001	D	Α		d			
lfd	110010	D	Α		d			
lfdu	110011	О	А		d			
stfs	110100	S	А	d				
stfsu	110101	S	А		d			
stfd	110110	S	А		d			
stfdu	110111	S	А		d			
psq_l	111000	D	А	w i	d			

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
psq_lu	111001	D	А	w i	C	İ	
fdivs <i>x</i>	111011	D	А	В	00000	10010	Rc
fsubs <i>x</i>	111011	D	А	В	00000	10100	Rc
fadds <i>x</i>	111011	D	Α	В	00000	10101	Rc
fresx	111011	D	00000	В	00000	11000	Rc
fmulsx	111011	D	А	00000	С	11001	Rc
fmsubsx	111011	D	А	В	С	11100	Rc
fmaddsx	111011	D	А	В	С	11101	Rc
fnmsubs <i>x</i>	111011	D	А	В	С	11110	Rc
fnmaddsx	111011	D	А	В	С	11111	Rc
psq_st	111100	S	А	w i	C	i	
psq_stu	111101	S	А	w i	C	i	
fcmpu	111111	crfD 00	А	В	00000	00000	0
frspx	111111	D	00000	В	00000	01100	Rc
fctiwx	111111	D	00000	В	00000	01110	
fctiwzx	111111	D	00000	В	00000	01111	Rc
fdivx	111111	D	А	В	00000	10010	Rc
fsub <i>x</i>	111111	D	А	В	00000	10100	Rc
fadd <i>x</i>	111111	D	А	В	00000	10101	Rc
fselx	111111	D	А	В	С	10111	Rc
fmulx	111111	D	А	00000	С	11001	Rc
fr sqrte x	111111	D	00000	В	00000	11010	Rc
fmsub <i>x</i>	111111	D	А	В	С	11100	Rc
fmaddx	111111	D	А	В	С	11101	Rc
fnmsub <i>x</i>	111111	D	А	В	С	11110	Rc
fnmadd <i>x</i>	111111	D	A	В	С	11111	Rc
fcmpo	111111	crfD 0 0	A	В	00001	00000	0
mtfsb1x	111111	crbD	00000	00000	00001	00110	Rc
fneg <i>x</i>	111111	D	00000	В	00001	01000	Rc
mcrfs	111111	crfD 0 0	crfS 0 0	00000	00010	00000	0
mtfsb0x	111111	crbD	00000	00000	00010	00110	Rc
fmrx	111111	D	00000	В	00010	01000	Rc
mtfsfi <i>x</i>	111111	crfD 0 0	00000	IMM 0	00100	00110	Rc

Name	0	5 6	7	8 9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fnabs <i>x</i>	111111			D			0 0	0 (0 0				В					0 0	1	0 0	0 1	0 0	0 (Rc
fabs <i>x</i>	111111			D			0 0	0 (0 0				В					0 1	0	0 0	0 1	0 0	0 (Rc
mffs <i>x</i>	111111			D			0 0	0 (0 0			0 0	0 0	0 (1 (0 (1 0	0 0	1 1	1			Rc
mtfsfx	111111	0			F	М				0			В					1 (1	1 0	0 0	1 1	1			Rc

A.2 Instructions Grouped by Functional Categories

Table A-2 through Table A-32 list the Gekko instructions grouped by function.

Key: Reserved bit

Table A-2 Integer Arithmetic Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30 31
addx	31	D	А	В	OE	266 Rc
addcx	31	D	А	В	OE	10 Rc
addex	31	D	А	В	OE	138 Rc
addi	14	D	Α			SIMM
addic	12	D	Α			SIMM
addic.	13	D	А			SIMM
addis	15	D	Α			SIMM
addmex	31	D	Α	00000	OE	234 Rc
addzex	31	D	Α	00000	OE	202 Rc
divwx	31	D	Α	В	OE	491 Rc
divwu <i>x</i>	31	D	Α	В	OE	459 Rc
mulhwx	31	D	Α	В	0	75 Rc
mulhwux	31	D	Α	В	0	11 Rc
mulli	07	D	Α			SIMM
mullwx	31	D	А	В	OE	235 Rc
negx	31	D	Α	00000	OE	104 Rc
subf <i>x</i>	31	D	Α	В	OE	40 Rc
subfcx	31	D	А	В	OE	8 Rc
subfe <i>x</i>	31	D	А	В	OE	136 Rc
subfic <i>x</i>	08	D	А			SIMM
subfmex	31	D	А	00000	OE	232 Rc
subfzex	31	D	Α	00000	OE	200 Rc

Table A-3 Integer Compare Instructions

Name	0	5	6 7 8	9	10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
стр	31		crfD	0	L	А	В	0 0
cmpi	11		crfD	0	L	А		SIMM

cmpl	31	crfD	0	L	А	В	32 0	
cmpli	10	crfD	0	L	Α		UIMM	

Table A-4 Integer Logical Instructions

Name	0	5	6	7 8	9	10	11	12	13	14	15	16	17 18	8 19	9 20	21	22 2	23 24	4 25	5 26	27	28 2	29 30	31
and <i>x</i>	31			S					Α				В	3					:	28				Rc
andc <i>x</i>	31			S					Α				В	3					(60				Rc
andi.	28			S					Α								Į	JIMN	Л					
andis.	29			S					Α								ι	JIMN	Λ					
cntlzwx	31			S					Α			(0 0	0 0)				:	26				Rc
eqv <i>x</i>	31			S					Α				В	3					2	284				Rc
extsb <i>x</i>	31			S					Α			(0 0 0	0 0)				9	954				Rc
extsh x	31			S					Α			(0 0	0 0)				9	922				Rc
nandx	31			S					Α				В	3					4	176				Rc
norx	31			S					Α				В	3					1	24				Rc
orx	31			S					Α				В	3					4	144				Rc
orcx	31			S					Α				В	3					4	112				Rc
ori	24			S					Α								Į	JIMN	Л					
oris	25			S					Α								Į	JIMN	Λ					
xorx	31			S					Α				В	3					3	316				Rc
xori	26			S					Α								Į	JIMN	/					
xoris	27			S					Α								Ī	JIMN	Λ					

Table A-5 Integer Rotate Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwimix	20				S					Α					SH					MB					ME			Rc
rlwinmx	21				S					Α					SH					MB					ME			Rc
rlwnmx	23				S					Α					SH					MB	1				ME			Rc

Table A-6 Integer Shift Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
slwx	31	I			S					Α					В							2	4					Rc
sraw <i>x</i>	31	1			S					Α					В							79	92					Rc

srawi <i>x</i>	31	S	А	SH	824	Rc
srw <i>x</i>	31	8	Α	В	536	Rc

Table A-7 Floating-Point Arithmetic Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
faddx	63	D	А	В	00000	21	Rc
faddsx	59	D	А	В	00000	21	Rc
fdivx	63	D	А	В	00000	18	Rc
fdivs <i>x</i>	59	D	А	В	00000	18	Rc
fmulx	63	D	А	00000	С	25	Rc
fmulsx	59	D	А	00000	С	25	Rc
fresx	59	D	00000	В	00000	24	Rc
frsqrtex	63	D	00000	В	00000	26	Rc
fsub <i>x</i>	63	D	А	В	00000	20	Rc
fsubs <i>x</i>	59	D	А	В	00000	20	Rc
fselx	63	D	А	В	С	23	Rc

Table A-8 Floating-Point Multiply-Add Instructions

Name	0	5	6	7	8	9	10	11	12	13	3 1	4 1	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fmaddx	63				D					Α	١					В					С					29			Rc
fmaddsx	59				D					Α	١					В					С					29			Rc
fmsub <i>x</i>	63				D					Α	١					В					С					28			Rc
fmsubs <i>x</i>	59				D					Α	١					В					С					28			Rc
fnmadd <i>x</i>	63				D					Α	١.					В					С					31			Rc
fnmaddsx	59				D					Α	١.					В					С					31			Rc
fnmsub <i>x</i>	63				D					Α	١					В					С					30			Rc
fnmsubs <i>x</i>	59				D					Α	١					В					С					30			Rc

Table A-9 Floating-Point Rounding and Conversion Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
fctiwx	63				D				0 0	0 (0 0				В							1	4					Rc	
fctiwzx	63				D				0 0	0 (0 0				В							1	5					Rc	
frspx	63				D				0 0	0 (0 0	·			В							1	2					Rc	

Table A-10 Floating-Point Compare Instructions

Name	0	5	6	7	8	9 10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
fcmpo	63		(crfD)	0 0			Α					В							3	2					0	
fcmpu	63		(crfD)	0 0			Α					В							()					0	

Table A-11 Floating-Point Status and Control Register Instructions

Name	0 5	6 7 8	9 10	11 12 13	14 15	16 17 18 19	20	21 22 23 24 25 26 27 28 29 3	30 31
mcrfs	63	crfD	0 0	crfS	00	00000		64	0
mffs <i>x</i>	63	D		0000	0 0	00000		583	Rc
mtfsb0x	63	crb[)	0000	0 0	00000		70	Rc
mtfsb1x	63	crb[)	0000	0 0	00000		38	Rc
mtfsf <i>x</i>	63	0	F	M	0	В		711	Rc
mtfsfix	63	crfD	0 0	0000	0 0	IMM	0	134	Rc

Table A-12 Integer Load Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lbz	34				D					Α										(t							
lbzu	35				D					Α										(t							

lbzux	31	D	А	В	119	0
lbzx	31	D	А	В	87	0
lha	42	D	А		d	
lhau	43	D	А		d	
lhaux	31	D	А	В	375	0
lhax	31	D	А	В	343	0
lhz	40	D	А		d	
lhzu	41	D	А		d	
lhzux	31	D	А	В	311	0
lhzx	31	D	А	В	279	0
lwz	32	D	А		d	
lwzu	33	D	А		d	
lwzux	31	D	А	В	55	0
lwzx	31	D	Α	В	23	0

Table A-13 Integer Store Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	2	5 2	6 2	7 2	28	29 :	30	31
stb	38				S					Α											d								
stbu	39				S					Α											d								
stbux	31				S					Α					В							:	247	7					0
stbx	31				S					Α					В							:	215	5					0
sth	44				S					Α											d								
sthu	45				S					Α											d								
sthux	31				S					Α					В								439)					0
sthx	31				S					Α					В								407	,					0
stw	36				S					Α											d								
stwu	37				S					Α											d								
stwux	31				S					Α					В								183	3					0
stwx	31				S					Α					В								151						0

Table A-14 Integer Load and Store with Byte Reverse Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	2	8 2	29	30	31
Ihbrx	31				D					Α					В							7	90						0
lwbrx	31				D					Α					В							5	34						0
sthbrx	31				S					Α					В							9	18						0
stwbrx	31				S					Α					В							6	62						0

Table A-15 Integer Load and Store Multiple Instructions

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
lmw		46				D					Α										(t								
stmw		47				S					Α										(t								

Table A-16 Integer Load and Store String Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
Iswi	31				D					Α					NB							59	97					0	
Iswx	31				D					Α					В							53	33					0	
stswi	31				S					Α					NB							72	25					0	
stswx	31				S					Α					В							66	31					0	

Table A-17 Memory Synchronization Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	3 29	9 30	31
eieio	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						8	54					0
isync	19			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						1	50					0
lwarx	31				D					Α					В							2	20					0
stwcx.	31				S					Α					В							1	50					1
sync	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						5	98					0

Table A-18 Floating-Point Load Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	3 24	1 25	5 2	6 2	27 2	28	29	30	31
lfd	50				D					Α											d								
lfdu	51				D					Α											d								
lfdux	31				D					Α					В							6	31						0
lfdx	31				D					Α					В							5	99	1					0
lfs	48				D					Α											d								
lfsu	49				D					Α											d								
Ifsux	31				D					Α					В							5	67	,					0
lfsx	31			·	D				·	Α					В				·			5	35	;			·		0

Table A-19 Floating-Point Store Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	3 24	25	26	3 27	7 2	28	29	30	31
stfd	54				S					Α											d								
stfdu	55				S					Α											d								
stfdux	31				S					Α					В							7	59						0
stfdx	31				S					Α					В							7	27						0
stfiwx	31				S					Α					В							9	83						0
stfs	52				S					Α											d								
stfsu	53				S					Α											d								
stfsux	31				S					Α					В							6	95						0
stfsx	31				S					Α		·			В							6	63						0

Table A-20 Floating-Point Move Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fabsx	63				D				0 0	0 (0 0				В							26	64					Rc
fmrx	63				D				0 0	0 (0 0				В							7	2					Rc
fnabsx	63				D				0 0	0 (0 0				В							13	36					Rc
fnegx	63				D				0 0	0 (0 0				В							4	0					Rc

Table A-21 Branch Instructions

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
b x		18													L	.I												AA	LK
bc x		16				во					Ы									В	D							AA	LK
bcctrx		19				во					ВΙ				0 0	0 (0 0						52	28					LK
bclrx		19				во					ВІ				0 0	0 (0 0						1	6					LK

Table A-22 Condition Register Logical Instructions

Name 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 crand 19 crbA crbB 257 0 crbD 0 crandc 19 crbD crbA crbB 129 0 creqv 19 crbD crbA crbB 289 0 crnand 19 crbD crbA crbB 225 19 crbD crbA crbB 33 0 crnor 449 0 cror 19 crbD crbA crbB 0 crorc 19 crbD crbA crbB 417 0 19 crbD crbA crbB 193 crxor 19 crfD 00 crfS 00 00000 000000000 0 mcrf

Table A-23 System Linkage Instructions

5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Name rfi ^a 19 00000 00000 00000 50 0 17 00000 00000 000000000000000 1 0 sc

Notes:

a. Supervisor-level instruction

Table A-24 Trap Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

tw 31 TO A B SIMM

Table A-25 Processor Control Instructions

Name	0 5	6 7 8	9 10	11	12 13 14 15	16 17 18 19	20	21 22 23 24 25 26 27 28 29 30	31
mcrxr	31	crfS	0 0		00000	00000		512	0
mfcr	31	D			00000	00000		19	0
mfmsr ^a	31	D			00000	00000		83	0
mfspr ^b	31	D			sp	or		339	0
mftb	31	D			tp	or		371	0
mtcrf	31	S		0	CF	RM	0	144	0
mtmsr ¹	31	S			00000	00000		146	0
mtspr ²	31	D			sp	or		467	0

Notes:

- a. Supervisor-level instruction
- b. Supervisor- and user-level instruction

Table A-26 Cache Management Instructions

Name	0	5	6	7	8	9	10	11 1	2	13 1	4 1	5	16 1	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
dcbf	31			0 0	0 (0 0				Α					В							8	36					0
dcbi ^a	31			0 0	0 (0 0				Α					В							4	70					0
dcbst	31			0 0	0 (0 0				Α					В							5	54					0
dcbt	31			0 0	0 (0 0				Α					В							2	78					0
dcbtst	31			0 0	0 (0 0				Α					В							2	46					0
dcbz	31			0 0	0 (0 0				Α					В							10)14					0
icbi	31			0 0	0 (0 0				Α					В							9	82					0

Notes:

a. Supervisor-level instruction

Table A-27 Segment Register Manipulation Instructions.

Name	0	5	6 7	8	9 1	0 11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
mfsr ^a	31			D		0		S	R			0 0	0 (0 0						59	95					0
mfsrin ¹	31			D			0 (0 0	0 0				В							65	59					0
mtsr ¹	31			S		0		S	R			0 0	0 (0 0						2′	10					0
mtsrin ¹	31			S			0 (0 0	0 0				В							24	12					0

Notes:

a. Supervisor-level instruction

Table A-28 Lookaside Buffer Management Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
tlbie ¹	31			0 0	0 (0 0			0 0	0 (0 0				В							30)6					0
tlbsync ¹	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						56	66					0

Notes:

Table A-29 External Control Instructions

Name	U	Э	О	′	0	9	10	11	12	13	14	13	10	17	10	19	20	21	22	23	24	25	20	21	20	29	30	31
eciwx	31				D					Α					В							3′	10					0
ecowx	31				S					Α					В							43	38					0

Table A-30 Paired-Single Load and Store Instructions

Name	05	6 7 8 9 10	11 12 13 14 15	16 17 18 19	20 21	22 23 24	25 26 27 28 29 30	31
psq_lx	4	D	А	В	w	i	6	0
psq_stx	4	S	А	В	w	i	7	0
psq_lux	4	D	А	В	w	i	38	0
psq_stux	4	8	Α	В	w	i	39	0
psq_l	56	D	А	w i			d	
psq_lu	57	D	Α	w i			d	
psq_st	60	S	А	w i			d	
psq_stu	61	S	А	w i			d	

Table A-31 Paired-Single Floating Point Arithmetic Instructions

Name	05	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
ps_div	4	D	А	В	0 0 0 0 0	18	Rc
ps_sub	4	D	А	В	0 0 0 0 0	20	Rc
ps_add	4	D	А	В	0 0 0 0 0	21	Rc
ps_sel	4	D	А	В	С	23	Rc
ps_res	4	D	00000	В	00000	24	Rc
ps_mul	4	D	А	00000	С	25	Rc
ps_rsqrte	4	D	00000	В	00000	26	Rc
ps_msub	4	D	А	В	С	28	Rc
ps_madd	4	D	А	В	С	29	Rc
ps_nmsub	4	D	А	В	С	30	Rc
ps_nmadd	4	D	А	В	С	31	Rc
ps_neg	4	D	00000	В	4	0	Rc
ps_mr	4	D	00000	В	7	2	Rc
ps_nabs	4	D	00000	В	10	36	Rc
ps_abs	4	D	00000	В	26	64	Rc

Table A-32 Miscellaneous Paired-Single Instructions

Name	05	6 7 8	9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
ps_sum0	4	D		А	В	С	10	Rc
ps_sum1	4	D		А	В	С	11	Rc
ps_muls0	4	D		А	0 0 0 0 0	С	12	Rc
ps_muls1	4	D		А	0 0 0 0 0	С	13	Rc
ps_madds0	4	D		А	В	С	14	Rc
ps_madds1	4	D		А	В	С	15	Rc
ps_cmpu0	4	crfD	00	А	В	()	0
ps_cmpo0	4	crfD	00	А	В	3	2	0
ps_cmpu1	4	crfD	00	А	В	6	4	0
ps_cmpo1	4	crfD	00	А	В	9	6	0
ps_merge00	4	D		А	В	52	28	Rc
ps_merge01	4	D		А	В	56	60	Rc
ps_merge10	4	D		А	В	59	92	Rc
ps_merge11	4	D		А	В	62	24	Rc
dcbz_l	4	0000	00	А	В	10	14	0