

8 Mbit (512K×16/1M×8)
Asynchronous XRAM**January 2019****Features**

- ✦ Asynchronous XRAM Memory
- ✦ High speed access time
 - ◇ $t_{AA} = 15 \text{ ns}$
- ✦ Low active power
 - ◇ $I_{CC} = 55 \text{ mA}$ at 80 MHz
- ✦ Low CMOS standby current
 - ◇ $I_{SB2} = 20 \text{ mA}$ (Typ)
- ✦ Operating voltage range: 2.2 V to 3.6 V
- ✦ Automatic power-down when deselected
- ✦ TTL-compatible inputs and outputs
- ✦ Available in 44-pin TSOP II, 48-pin TSOP I package and 48-ball FBGA package

Selection Guide

Description	Spec	Unit
Maximum access time	15	ns
Maximum operating current	75	mA
Maximum CMOS standby current	35	mA

Functional Description

The XRAM is a new memory architecture designed to provide high-density and high-performance RAM at competitive price. The XRAM uses advanced DRAM technology and self-refresh architecture to significantly improve the memory density, performance and also simplify the user interface.

The XM8A51216V33A/XM8A01M08V33A XRAM, which is functionally equivalent to asynchronous SRAM, is a high-performance, 8Mbits CMOS memory organized as 512K words by 16 bits and 1024K words by 8bits that supports an asynchronous SRAM memory interface.

To write to the device, take Chip Enables (CE) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (DQ₀ through DQ₇), is written into the location specified on the address pins (A0 through A18). If Byte High Enable (BHE) is LOW, then data from I/O pins (DQ₈ through DQ₁₅) is written into the location specified on the address pins (A0 through A18). To read from the device, take Chip Enables (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on DQ₀ to DQ₇. If Byte High Enable (BHE) is LOW, then data from memory appears on DQ₈ to DQ₁₅. See the Truth Table on page 8 for a complete description of Read and Write modes.

The input or output pins (DQ₀ through DQ₁₅) are placed in a high impedance state when the device is deselected (CE), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE and WE LOW). A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

Note: Descriptions about BLE and BHE do not apply to XM8A01M08V33A XRAM.

*Products and specifications discussed herein are subject to change by XingMem without notice.

Logic Block Diagram




Figure 1 Logic Block Diagram - XM8A51216V33A




Figure 2 Logic Block Diagram - XM8A01M08V33A

Contents

Features	1	AC Test Loads and Waveforms	12
Selection Guide	1	Switching Characteristics	13
Functional Description	1	Switching Waveforms.....	14
Logic Block Diagram.....	2	Switching Waveforms (Continued)	15
Pin Configurations	4	Ordering Information.....	17
Pin Definitions.....	8	Ordering Code Definitions.....	18
Truth Table	8	Package Diagrams.....	19
Maximum Ratings.....	9	Acronyms	22
Operating Range	9	Document Conventions.....	23
Electrical Characteristics.....	10	Document Revision History	24
Capacitance	11		

Pin Configurations




Figure 3 XM8A01M08V33A (1M × 8) 44-pin TSOP II pinout




Figure 4 XM8A51216V33A (512K × 16) 44-pin TSOP II pinout




Figure 5 XM8A51216V33A (512K × 16) 48-pin TSOP I pinout




Figure 6 XM8A01M08V33A (1M × 8) 48-Ball FBGA Single Chip Enable
Package Code: BG




Figure 7 XM8A51216V33A (512 × 16) 48-Ball FBGA Single Chip Enable
Package Code: BG




Figure 8 XM8A01M08V33A (1M × 8) 48-Ball FBGA Dual Chip Enable
Package Code: B2




Figure 9 XM8A51216V33A (512 × 16) 48-Ball FBGA Dual Chip Enable
Package Code: B2

Pin Definitions

Name	I/O	Description
V _{DD}	Supply	Power.
V _{SS}	Supply	Ground.
BLEn, BHEn	Input	Byte write enable signal, active LOW.
A0-A19	Input	Address inputs.
CEn, CE1n, CE2	Input	Chip enable signal, active LOW.
OEn	Input	Output enable signal, active LOW.
WEEn	Input	Write enable signal, active LOW.
DQ0-DQ15	I/O	Data inputs/outputs.

Note:

For all dual chip enable device, CEn represents the logical combination of CE1n and CE2. When CEn is LOW, CE1n is LOW, CE2 is HIGH. When CEn is HIGH, CE1n is LOW or CE2 is HIGH.

Truth Table

The Truth Table for parts XM8A01M08V33A/XM8A51216V33A is as follows.

Mode	WEEn	BLEn	BHEn	CEn	OEn	DQ0-DQ7	DQ8-DQ15
Not Selected	X	X	X	H	X	High-Z	High-Z
Output Disabled	H	X	X	L	H	High-Z	High-Z
Read	H	L	L	L	L	Data Out	Data Out
Read	H	L	H	L	L	High-Z	Data Out
Read	H	H	L	L	L	Data Out	High-Z
Write	L	L	L	L	H	Data In	Data In
Write	L	L	H	L	H	Data In	High-Z
Write	L	H	L	L	H	High-Z	Data In

Note:

Descriptions about BLEn and BHEn do not apply to XM8A01M08V33A XRAM.

Maximum Ratings

Item	Description
Storage temperature	−65 °C to + 150 °C
Ambient temperature with power applied	−55 °C to + 125 °C
Supply voltage on V _{DD} relative to GND	−0.5 V to + 4.6 V
DC to outputs in tri-state	−0.5 V to V _{DD} + 0.5 V
DC input voltage	−0.5 V to V _{DD} + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	>4000 V
Latch-up current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD} (3.3 V - 2.5 V)
Commercial	0 °C to + 70 °C	V _{DD} − 5% / + 10%
Industrial	−40 °C to + 85 °C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	15 ns			Unit
			Min	Typ	Max	
V _{OH}	Output HIGH Voltage	for 3.3 V I/O I _{OH} = -4.0 mA	2.4	-	-	V
		for 2.5 V I/O I _{OH} = -1.0 mA	2	-	-	V
V _{OL}	Output LOW Voltage	for 3.3 V I/O I _{OL} = 8.0 mA	-	-	0.4	V
		for 2.5 V I/O I _{OL} = 1.0 mA	-	-	0.4	V
V _{IH}	Input HIGH Voltage	for 3.3 V I/O	2	-	V _{DD} + 0.3	V
		for 2.5 V I/O	1.7	-	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage	for 3.3 V I/O	-0.3	-	0.8	V
		for 2.5 V I/O	-0.3	-	0.7	V
I _x	Input Leakage	GND ≤ V _I ≤ V _{DD}	-5	-	5	μA
	Pull-up Pin	Input = V _{SS}	-30	-	-	μA
		Input = V _{DD}	-	-	5	μA
	Pull-down Pin	Input = V _{SS}	-5	-	-	μA
		Input = V _{DD}	-	-	30	μA
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{DD} , output disabled	-5	-	5	μA
I _{CC}	Operating Supply Current	V _{DD} = Max, I _{OUT} = 0 mA, CMOS levels				
		f = 100MHz	-	60	75	mA
		f = 83.3MHz	-	55	70	mA
I _{SB1}	Automatic CEn Power-down Current – TTL Inputs	Max V _{DD} , CEn > V _{IH} V _{IN} > V _{IH} or V _{IN} < V _{IL} , f = f _{MAX}	-	-	45	mA
I _{SB2}	Automatic CEn Power-down Current – CMOS Inputs	Max V _{DD} , CEn > V _{DD} – 0.2 V V _{IN} > V _{DD} – 0.2 V or V _{IN} < 0.2 V, f = 0	-	20	35	mA


Capacitance

Parameter	Description	Test Conditions	Max*	Unit
C_{ADDRESS}	Address input capacitance	$T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$, $V_{\text{DD}} = 3.3\text{ V}$	6	pF
C_{DATA}	Data input capacitance		5	pF
C_{CTRL}	Control input capacitance		8	pF
C_{CLK}	Clock input capacitance		6	pF
$C_{\text{I/O}}$	Input/output capacitance		5	pF

Note:

These parameters are guaranteed by design and tested by a sample basis only.

AC Test Loads and Waveforms



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V_{TH}	1.5	V
V_{HIGH}	3	V

Figure 10 AC Test Loads and Waveforms

Switching Characteristics

Over the Operating Range

Parameter	Description	15		Unit
		Min	Max	
Read Cycle				
t _{POWER}	V _{DD} to the first access	1000	-	μs
t _{RC}	Read cycle time	15	-	ns
t _{AA}	Address to data valid	-	15	ns
t _{OHA}	Data hold from address change	14	-	ns
t _{ACE}	CE _n LOW to data valid	-	12	ns
t _{DOE}	O _{En} LOW to data valid	-	3.4	ns
t _{LZOE}	O _{En} LOW to low Z	3.1	-	ns
t _{HZOE}	O _{En} HIGH to high Z	-	2.3	ns
t _{LZCE}	CE _n LOW to low Z	5.5	-	ns
t _{HZCE}	CE _n HIGH to high Z	-	5	ns
t _{PU}	CE _n LOW to power-up	-	-	ns
t _{PD}	CE _n HIGH to power-down	-	-	ns
t _{DBE}	Byte enable to data valid	-	3.6	ns
t _{LZBE}	Byte enable to low Z	3	-	ns
t _{HZBE}	Byte disable to high Z	-	2.5	ns
Write Cycle				
t _{WC}	Write cycle time	15	-	ns
t _{SCE}	CE _n LOW to write end	7	-	ns
t _{AW}	Address setup to write end	8.4	-	ns
t _{HA}	Address hold from write end	0	-	ns
t _{SA}	Address setup to write start	0	-	ns
t _{PWE}	W _{En} pulse width	0.7	-	ns
t _{SD}	Data setup to write end	0	-	ns
t _{HD}	Data hold from write end	0	-	ns
t _{LZWE}	W _{En} HIGH to low Z	5.6	-	ns
t _{HZWE}	W _{En} LOW to high Z	-	5	ns
t _{BW}	Byte enable to end of write	0.8	-	ns

Note:

These parameters are guaranteed by design and tested by a sample basis only.

Switching Waveforms




Figure 11 Read Cycle Timing




Figure 12 Address Transition Controlled Read Cycle Timing

Notes:

1. The waveform that involves BLen and BHEn does not apply to XM8A01M08V33A XRAM.
2. During the address transition controlled read cycle, CEn is LOW, OEn is LOW, and WEn is in the state of don't care.

Switching Waveforms (Continued)




Figure 13 CEn Controlled Write Cycles




Figure 14 WEn Controlled Write Cycles

Note:

The waveform that involves BLEn and BHEn does not apply to XM8A01M08V33A XRAM.




Figure 15 BLEN/BHEN Controlled Write Cycles

Note:

The waveform that involves BLEN and BHEN does not apply to XM8A01M08V33A XRAM.


Ordering Information

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative.


Speed (ns)	Ordering Code x 16	Package Type	Operating Range
15	XM8A51216V33A15TICT	TSOP I 48 (12 × 18.4 × 1.2mm)	Commercial
	XM8A51216V33A15TIIT	TSOP I 48 (12 × 18.4 × 1.2mm)	Industrial
	XM8A51216V33A15TSCT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A51216V33A15TSIT	TSOP II 44 (10 × 18.4 × 1.2mm)	Industrial
	XM8A51216V33A15BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A51216V33A15BGIT	FBGA48 (6 × 8 × 1.2mm)	Industrial
	XM8A51216V33A15B2CT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Commercial
	XM8A51216V33A15B2IT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Industrial

Speed (ns)	Ordering Code x 8	Package Type	Operating Range
15	XM8A01M08V33A15TSCT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A01M08V33A15TSIT	TSOP II 44 (10 × 18.4 × 1.2mm)	Industrial
	XM8A01M08V33A15BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A01M08V33A15BGIT	FBGA48 (6 × 8 × 1.2mm)	Industrial
	XM8A01M08V33A15B2CT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Commercial
	XM8A01M08V33A15B2IT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Industrial

Ordering Code Definitions



Package Diagrams



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b	0.17	0.22	0.27
c	0.10	—	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
e	0.50 BASIC		
L	0.50	0.60	0.70
L1	—	0.80	—
Y	—	—	0.10
Ø	0°	—	5°

NOTES:

- 1 JEDEC OUTLINE : MO-142 DD
2. PROFILE TOLERANCE ZONES FOR D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

Figure 16 48-pin TSOP I (12 x 18.4 x 1.2mm) Package Outline





Figure 17 44-pin TSOP II (10 × 18.4 × 1.2mm) Package Outline



4. REFERENCE SPECIFICATIONS:
A. AWW SPEC #001-2234: PACKING OPERATION PROCEDURE
B. AWW SPEC #001-2062: MARKING

3. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS
2. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5 - 2009

NOTES: UNLESS OTHERWISE SPECIFIED

Figure 18 48-ball FBGA (6 x 8 x 1.2mm) Package Outline

Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
I/O	Input/Output
OE	Output Enable
XRAM	X-Type Random Access Memory
SRAM	Static Random Access Memory
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
pF	picofarad
V	volt
W	watt

Document Revision History

Date	Version	Changes
June 10, 2019	Rev. A1	New datasheet.