

## 8 Mbit (512K×16/1Mx8) Asynchronous XRAM

January 2019

#### **Features**

- → Asynchronous XRAM Memory
- → High speed access time
  - $\dot{}$   $t_{AA} = 10/12 \text{ ns}$
- ★ Low active power
  - $\Rightarrow$  I<sub>CC</sub> = 55 mA at 80 MHz
- → Low CMOS standby current
  - $\Rightarrow$  I<sub>SB2</sub> = 20 mA (Typ)
- → Operating voltage range: 2.2 V to 3.6 V
- → Automatic power-down when deselected
- → TTL-compatible inputs and outputs
- → Available in 44-pin TSOP II, 48-pin TSOP I package and 48-ball FBGA package

#### Selection Guide

Description	Spec	Unit
Maximum access time	10/12	ns
Maximum operating current	75	mA
Maximum CMOS standby current	35	mA

## **Functional Description**

The XRAM is a new memory architecture designed to provide high-density and high-performance RAM at competitive price. The XRAM uses advanced DRAM technology and self-refresh architecture to significantly improve the memory density, performance and also simplify the user interface.

The XM8A51216V33A/XM8A01M08V33A XRAM, which is functionally equivalent to asynchronous SRAM, is a high-performance, 8Mbits CMOS memory organized as 512K words by 16 bits and 1024K words by 8bits that supports an asynchronous SRAM memory interface.

To write to the device, take Chip Enables (CE) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (DQ<sub>0</sub> through DQ<sub>7</sub>), is written into the location specified on the address pins (A0 through A18). If Byte High Enable (BHE) is LOW, then data from I/O pins (DQ<sub>8</sub> through DQ<sub>15</sub>) is written into the location specified on the address pins (A0 through A18). To read from the device, take Chip Enables (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on DQ<sub>0</sub> to DQ<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on DQ<sub>8</sub> to DQ<sub>15</sub>. See the Truth Table on page 8 for a complete description of Read and Write modes.

The input or output pins (DQ<sub>0</sub> through DQ<sub>15</sub>) are placed in a high impedance state when the device is deselected (CE), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE and WE LOW). A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

Note: Descriptions about BLE and BHE do not apply to XM8A01M08V33A XRAM.

\*Products and specifications discussed herein are subject to change by XingMem without notice.



# **Logic Block Diagram**




Figure 1 Logic Block Diagram - XM8A51216V33A




Figure 2 Logic Block Diagram - XM8A01M08V33A

# XM8A01M08V33A XM8A51216V33A



## **Contents**

Features	1
Selection Guide	1
Functional Description	1
Logic Block Diagram	2
Pin Configurations	4
Pin Definitions	8
Truth Table	8
Maximum Ratings	9
Operating Range	9
Electrical Characteristics	10
Canacitanca	11

Thermal Resistance1	1
AC Test Loads and Waveforms1	2
Switching Characteristics1	3
Switching Waveforms1	4
Switching Waveforms (continued)1	5
Ordering Information1	7
Ordering Code Definitions1	9
Package Diagrams2	0
Acronyms2	3
Document Conventions2	4
Document Revision History2	5



## **Pin Configurations**




Figure 3 XM8A01M08V33A (1M × 8) 44-pin TSOP II pinout




Figure 4 XM8A51216V33A (512K × 16) 44-pin TSOP II pinout



			٦.	
	$_{\parallel}$ $ullet$			
A0 🗆	1	48	Þ	A17
A1 🗆	2	47	Þ	A16
A2 🗆	3	46		A15
A3 🗆	4	45	Þ	NC
A4 🗆	5	44	Ь	OEn
NC 🗆	6	43	þ	BHEn
CEn 🗆	7	42	Þ	BLEn
DQ0 🗆	8	41		DQ15
DQ1 🗆	9	40	þ	DQ14
DQ2 🗆	10	39	b	DQ13
DQ3 🗆	11	38	Þ	DQ12
VDD 🗆	12	37	Þ	VSS
VSS 🗆	13	36	þ	VDD
DQ4 🗆	14	35	Þ	DQ11
DQ5 🗆	15	34	Þ	DQ10
DQ6 🗆	16	33	Þ	DQ9
DQ7 🗆	17	32	Þ	DQ8
WEn 🗆	18	31	þ	NC
NC 🗆	19	30	Þ	A18
A5 🗆	20	29	Þ	A14
A6 🗆	21	28	Þ	A13
A7 🗆	22	27	þ	A12
A8 🗆	23	26		A11
A9 🗆	24	25	þ	A10
			J	

Figure 5 XM8A51216V33A (512K × 16) 48-pin TSOP I pinout






Figure 6 XM8A01M08V33A (1M  $\times$  8) 48-Ball FBGA Single Chip Enable Package Code: BG




Figure 7 XM8A51216V33A (512 x 16) 48-Ball FBGA Single Chip Enable Package Code: BG






Figure 8 XM8A01M08V33A (1M × 8) 48-Ball FBGA Single Chip Enable Package Code: B2




Figure 9 XM8A51216V33A (512 x 16) 48-Ball FBGA Single Chip Enable Package Code: B2



### **Pin Definitions**

Name	1/0	Description
$V_{DD}$	Supply	Power.
Vss	Supply	Ground.
BLEn, BHEn	Input	Byte write enable signal, active LOW.
A0-A19	Input	Address inputs.
CEn, CE1n, CE2	Input	Chip enable signal, active LOW.
OEn	Input	Output enable signal, active LOW.
WEn	Input	Write enable signal, active LOW.
DQ0-DQ15	I/O	Data inputs/outputs.

### Note:

For all dual chip enable device, CEn represents the logical combination of CE1n and CE2. When CEn is LOW, CE1n is LOW, CE2 is HIGH. When CEn is HIGH, CE1n is LOW or CE2 is HIGH.

### **Truth Table**

The Truth Table for parts XM8A01M08V33A/XM8A51216V33A is as follows\*.

Mode	WEn	BLEn	BHEn	CEn	OEn	DQ0-DQ7	DQ8-DQ15
Not Selected	Х	Х	Х	Н	Х	High-Z	High-Z
Output Disabled	Н	Х	Х	L	Н	High-Z	High-Z
Read	Н	L	L	L	L	Data Out	Data Out
Read	Н	L	Н	L	L	High-Z	Data Out
Read	Н	Н	L	L	L	Data Out	High-Z
Write	L	L	L	L	Н	Data In	Data In
Write	L	L	Н	L	Н	Data In	High-Z
Write	L	Н	L	L	Н	High-Z	Data In

### Note:

Descriptions about BLEn and BHEn do not apply to XM8A01M08V33A XRAM.



**Maximum Ratings** 

Item	Description
Storage temperature	−65 °C to + 150 °C
Ambient temperature with power applied	−55 °C to + 125 °C
Supply voltage on V <sub>DD</sub> relative to GND	-0.5 V to + 4.6 V
DC to outputs in tri-state	-0.5 V to V <sub>DD</sub> + 0.5 V
DC input voltage	-0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	>4000 V
Latch-up current	>200 mA

**Operating Range** 

Range	Ambient Temperature	V <sub>DD</sub> (3.3 V - 2.5 V)
Commercial	0 °C to + 70 °C	V F0/ / 1 100/
Industrial	–40 °C to + 85 °C	V <sub>DD</sub> – 5% / + 10%



# **Electrical Characteristics**

Over the Operating Range

Davamatar	Description	Took Conditions			l lmi4		
Parameter	- arameter Description		Test Conditions		Тур	Max	Unit
Vон	Output HIGH Voltage	for 3.3 V I/O	for 3.3 V I/O I <sub>OH</sub> = -4.0 mA		-	-	V
		for 2.5 V I/O	I <sub>OH</sub> = -1.0 mA	2	-	-	V
\ /	Outrot I OW Valtage	for 3.3 V I/O	I <sub>OL</sub> = 8.0 mA	-	-	0.4	V
VoL	Output LOW Voltage	for 2.5 V I/O	I <sub>OH</sub> = 1.0 mA	-	-	0.4	V
\ <i>I</i>	Input LICH Voltage	for 3.3 V I/O		2	-	$V_{DD} + 0.3$	V
ViH	Input HIGH Voltage	for 2.5 V I/O		1.7	-	$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage	for 3.3 V I/O		-0.3	-	0.8	V
VIL	Input LOW Voltage	for 2.5 V I/O		-0.3	-	0.7	V
l <sub>x</sub> Pull-	Input Leakage	GND ≤ VI ≤ V <sub>DD</sub>		-5	-	5	μΑ
	Dell en Die	Input = Vss		-30	-	-	μA
	Pull-up Pin	Input = V <sub>DD</sub>		-	-	5	μA
	Pull-down Pin	Input = Vss		-5	-	-	μA
	Full-down Fill	Input = V <sub>DD</sub>		-	-	30	μA
loz	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub> , output disabled		-5	-	5	μΑ
	Operating Supply	$V_{DD} = Max,$ $IOUT = 0$	f = 100MHz	-	60	75	mA
Icc		mA, CMOS levels	f = 83.3MHz	-	55	70	mA
	Automatic CEn Max V <sub>DD</sub> , CEn > V <sub>IH</sub>		n > V <sub>IH</sub>				
I <sub>SB1</sub>	Power-down	$V_{IN} > V_{IH} \text{ or } V_{IN} < V_{IL}, f = fMAX$		-	-	45	mA
	Current – TTL Inputs						
l <sub>SB2</sub>	Automatic CEn Power-down Current – CMOS Inputs	$\begin{aligned} &\text{Max V}_{\text{DD}},  \text{CEn} > \text{V}_{\text{DD}} - 0.2  \text{V} \\ &\text{V}_{\text{IN}} > \text{V}_{\text{DD}} - 0.2  \text{V or V}_{\text{IN}} < 0.2 \\ &\text{V, f} = 0 \end{aligned}$		-	20	35	mA



# Capacitance

Parameter	Description	Test Conditions	Max*	Unit
C <sub>ADDRESS</sub>	Address input capacitance		6	рF
C <sub>DATA</sub>	Data input capacitance	T. 05.00 £ 4 MH = V	5	pF
C <sub>CTRL</sub>	T <sub>A</sub> = 25 °C, f = 1 MHz, $V_{DD}$ Control input capacitance = 3.3 V		8	рF
C <sub>CLK</sub>	Clock input capacitance	]= 3.3 V	6	рF
C <sub>I/O</sub>	Input/output capacitance		5	pF

### Note:


These parameters are guaranteed by design and tested by a sample basis only.

## **Thermal Resistance**

Parameter	Description	Test Conditions	TSOP	FBGA	Unit
θја	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures	TBD	TBD	°C/W
θ <sub>JC</sub>	Thermal resistance (junction to case)	for measuring thermal impedance, per EIA/JESD51.	TBD	TBD	°C/W



## **AC Test Loads and Waveforms**



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
$V_{TH}$	1.5	V
$V_{HIGH}$	3	V

Figure 10 AC Test Loads and Waveforms



# **Switching Characteristics**

Over the Operating Range

	<b>5</b> 1.0	•	10	1	12		
Parameter	Description	Min	Max	Min	Max	Unit	
Read Cycle						•	
tpower	V <sub>DD</sub> to the first access	1000	-	1000	-	μs	
t <sub>RC</sub>	Read cycle time	10	-	12	-	ns	
t <sub>AA</sub>	Address to data valid	-	10	-	12	ns	
tона	Data hold from address change	9	-	11	-	ns	
tace	CEn LOW to data valid	-	10	-	12	ns	
t <sub>DOE</sub>	OEn LOW to data valid	-	3.4	-	3.4	ns	
t <sub>LZOE</sub>	OEn LOW to low Z	3.1	-	3.1	-	ns	
thzoe	OEn HIGH to high Z	-	2.3	-	2.3	ns	
tlzce	CEn LOW to low Z	5.5	-	5.5	-	ns	
t <sub>HZCE</sub>	CEn HIGH to high Z	-	5	-	5	ns	
t <sub>PU</sub>	CEn LOW to power-up	-	-	-	-	ns	
t <sub>PD</sub>	CEn HIGH to power-down	-	-	-	-	ns	
t <sub>DBE</sub>	Byte enable to data valid	-	3.6	-	3.6	ns	
t <sub>LZBE</sub>	Byte enable to low Z	3	-	3	-	ns	
thzbe	Byte disable to high Z	-	2.5	-	2.5	ns	
Write Cycle	· · · · · · · · · · · · · · · · · · ·						
twc	Write cycle time	10	-	12	-	ns	
tsce	CEn LOW to write end	7	-	7	-	ns	
t <sub>AW</sub>	Address setup to write end	6.4	-	6.4	-	ns	
t <sub>HA</sub>	Address hold from write end	3.1	-	3.1	-	ns	
tsa	Address setup to write start	0	-	0	-	ns	
tpwe	WEn pulse width	0.7	-	0.7	-	ns	
tsp	Data setup to write end	0	-	0	-	ns	
thd	Data hold from write end	2	-	2	-	ns	
t <sub>LZWE</sub>	WEn HIGH to low Z	5.6	-	5.6	-	ns	
t <sub>HZWE</sub>	WEn LOW to high Z	-	5	-	5	ns	
t <sub>BW</sub>	Byte enable to end of write	0.8	-	0.8	-	ns	

### Note:

These parameters are guaranteed by design and tested by a sample basis only.



# **Switching Waveforms**




Figure 11 Read Cycle Timing





Figure 12 Address Transition Controlled Read Cycle Timing

### Notes


- 1. The waveform that involves BLEn and BHEn does not apply to XM8A01M08V33A XRAM.
- 2. During the address transition controlled read cycle, CEn is LOW, OEn is LOW, and WEn is in the state of don't care.



# **Switching Waveforms (continued)**



**Figure 13 CEn Controlled Write Cycles** 



**Figure 14 WEn Controlled Write Cycles** 

#### Note:

The waveform that involves BLEn and BHEn does not apply to XM8A01M08V33A XRAM.






Figure 15 BLEn/BHEn Controlled Write Cycles

#### Note:

The waveform that involves BLEn and BHEn does not apply to XM8A01M08V33A XRAM.



# **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative.


Speed (ns)	Ordering Code x 16	Package Type	Operating Range
	XM8A51216V33A10TSCT	TSOP I 48 (12 × 18.4 × 1.2mm)	Commercial
	XM8A51216V33A10TSIT	TSOP I 48 (12 × 18.4 × 1.2mm)	Industrial
	XM8A51216V33A10T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
40	XM8A51216V33A10T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	Industrial
10	XM8A51216V33A10BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A51216V33A10BGIT	FBGA48 (6 × 8 × 1.2mm)	Industrial
	XM8A51216V33A10B2CT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Commercial
	XM8A51216V33A10B2IT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Industrial
	XM8A51216V33A12TSCT	TSOP I 48 (12 × 18.4 × 1.2mm)	Commercial
	XM8A51216V33A12TSIT	TSOP I 48 (12 x 18.4 x 1.2mm)	Industrial
	XM8A51216V33A12T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
40	XM8A51216V33A12T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	Industrial
12	XM8A51216V33A12BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A51216V33A12BGIT	FBGA48 (6 × 8 × 1.2mm)	Industrial
	XM8A51216V33A12B2CT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Commercial
	XM8A51216V33A12B2IT	FBGA48 (6 x 8 x 1.2mm) Dual Chip Enable	Industrial



Speed (ns)	Ordering Code x 8	Package Type	Operating Range
	XM8A01M08V33A10T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A01M08V33A10T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	Industrial
40	XM8A01M08V33A10BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
10	XM8A01M08V33A10BGIT	FBGA48 (6 × 8 × 1.2mm)	Industrial
	XM8A01M08V33A10B2CT	FBGA48 (6 x 8 x 1.2mm) Dual Chip Enable	Commercial
	XM8A01M08V33A10B2IT	FBGA48 (6 x 8 x 1.2mm) Dual Chip Enable	Industrial
	XM8A01M08V33A12T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A01M08V33A12T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	Industrial
40	XM8A01M08V33A12BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
12	XM8A01M08V33A12BGIT	FBGA48 (6 × 8 × 1.2mm)	Industrial
	XM8A01M08V33A12B2CT	FBGA48 (6 x 8 x 1.2mm) Dual Chip Enable	Commercial
	XM8A01M08V33A12B2IT	FBGA48 (6 x 8 x 1.2mm) Dual Chip Enable	Industrial





## **Ordering Code Definitions**






# **Package Diagrams**







VARIATIONS (ALL DIMENSIONS SHOWN IN MM)


	SYMBOLS	MIN.	NOM.	MAX
	A	ı	ı	1.20
	A1	0.05	_	0.15
	A2	0.95	1.00	1.05
	Ф	0.17	0.22	0.27
	C	0.10	_	0.21
⚠	D	19.80	20.00	20.20
⚠	D1	18.30	18.40	18.50
⚠	E	11.90	12.00	12.10
	e	C	).50 BASI	С
	اــ	0.50	0.60	0.70
⚠	L1	ı	0.80	-
⚠	<b>Y</b>	ı	ı	۵.10
⚠	Ð	0,	_	5 <b>°</b>

#### NOTES:

- 1 JEDEC OUTLINE : MO-142 DD
- 2.PROFILE TOLERANCE ZONES FOR D1 AND E D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- 3.DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

Figure 16 48-pin TSOP I (12 × 18.4 × 1.2mm) Package Outline






02	θ1	θ	~		_	П	D	е	E1	c1	C	Ь1	Ь	A2	A1	Α	JIM.	2
		0°		0	0.40	11.51	18.21	0	9.96	0.12	0.12	0.30	0.30	0.95	0.05		MIN.	D
15° REF	15° REF	3°		0.80 REF	0.50	11.76	18.41	0.80 BSC	10.16	0.127		0.35		1.00	0.10		NOM.	DIMENSION (MM)
		ဝံ့	0.075		0.60	12.01	18.61	С	10.36	0.16	0.21	0.40	0.45	1.05	0.15	1.20	MAX.	Z
		o.		(3	15.7	453	717	(4	392	4.7	4.7	11.8	11.8	37.4	2.0		MIN.	
15° REF	15° REF	3.		31.5 REF	19.7	463	725	31.5 BSC	400	5		14.8		39.4	3.9		NOM.	DIMENSION (MIL)
		ರ್	G	, n	23.6	473	733	0	408	6.3	8.3	15.7	17.7	41.3	5.9	47.2	MAX.	] <u>Ş</u>

1.Refer to JEDEC STD. MS-024
2.Dimension D and E1 do not include mold protrusion.
Allowable protrusion is 0.25 mm per side.
D and E1 are maximum plastic body size dimension include mold mismatch.
3.Dimension b does not include dambar protrusion.
Allowable dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm.
4.All dimensions are in millimeters.

Figure 17 44-pin TSOP II (10 × 18.4 × 1.2mm) Package Outline








Figure 18 48-ball FBGA (6 × 8 × 1.2mm) Package Outline



## **Acronyms**

Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
CE	Chip Enable			
I/O	Input/Output			
OE	Output Enable			
XRAM	-Type Random Access Memory			
SRAM	Static Random Access Memory			
WE	Write Enable			



## **Document Conventions**

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
pF	picofarad
V	volt
W	watt



**Document Revision History** 

Date	Version	Changes
Jan 29, 2019	Rev. A1	New datasheet.
April 02 2010	Rev. A2	Updated Figure 11.
April 03, 2019	Rev. Az	Revised the header format.