



## 4 M × 4 BANKS × 16 BITS SDRAM

### Table of Contents-

1.	GENERAL DESCRIPTION .....	3
2.	FEATURES .....	3
3.	ORDER INFORMATION .....	3
4.	PIN CONFIGURATION .....	4
5.	PIN DESCRIPTION.....	5
6.	BLOCK DIAGRAM .....	6
7.	FUNCTIONAL DESCRIPTION.....	7
7.1	Power Up and Initialization .....	7
7.2	Programming Mode Register .....	7
7.3	Bank Activate Command .....	7
7.4	Read and Write Access Modes .....	7
7.5	Burst Read Command .....	8
7.6	Burst Write Command .....	8
7.7	Read Interrupted by a Read .....	8
7.8	Read Interrupted by a Write.....	8
7.9	Write Interrupted by a Write.....	8
7.10	Write Interrupted by a Read.....	8
7.11	Burst Stop Command .....	8
7.12	Addressing Sequence of Sequential Mode .....	9
7.13	Addressing Sequence of Interleave Mode.....	9
7.14	Auto-precharge Command .....	10
7.15	Precharge Command.....	10
7.16	Self Refresh Command .....	10
7.17	Power Down Mode.....	11
7.18	No Operation Command.....	11
7.19	Deselect Command .....	11
7.20	Clock Suspend Mode.....	11
8.	OPERATION MODE .....	12
9.	ELECTRICAL CHARACTERISTICS .....	13
9.1	Absolute Maximum Ratings .....	13
9.2	Recommended DC Operating Conditions .....	13
9.3	Capacitance .....	14
9.4	DC Characteristics .....	14
9.5	AC Characteristics and Operating Condition.....	15
10.	TIMING WAVEFORMS .....	17
10.1	Command Input Timing .....	17
10.2	Read Timing.....	18
10.3	Control Timing of Input/Output Data .....	19
10.4	Mode Register Set Cycle .....	20
11.	OPERATING TIMING EXAMPLE .....	21



11.1	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3) .....	21
11.2	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge) .....	22
11.3	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3) .....	23
11.4	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge) .....	24
11.5	Interleaved Bank Write (Burst Length = 8) .....	25
11.6	Interleaved Bank Write (Burst Length = 8, Auto-precharge) .....	26
11.7	Page Mode Read (Burst Length = 4, CAS Latency = 3) .....	27
11.8	Page Mode Read / Write (Burst Length = 8, CAS Latency = 3) .....	28
11.9	Auto-precharge Read (Burst Length = 4, CAS Latency = 3) .....	29
11.10	Auto-precharge Write (Burst Length = 4) .....	30
11.11	Auto Refresh Cycle .....	31
11.12	Self Refresh Cycle .....	32
11.13	Burst Read and Single Write (Burst Length = 4, CAS Latency = 3) .....	33
11.14	Power Down Mode .....	34
11.15	Auto-precharge Timing (Read Cycle) .....	35
11.16	Auto-precharge Timing (Write Cycle) .....	36
11.17	Timing Chart of Read to Write Cycle .....	37
11.18	Timing Chart of Write to Read Cycle .....	37
11.19	Timing Chart of Burst Stop Cycle (Burst Stop Command) .....	38
11.20	Timing Chart of Burst Stop Cycle (Precharge Command) .....	38
11.21	CKE/DQM Input Timing (Write Cycle) .....	39
11.22	CKE/DQM Input Timing (Read Cycle) .....	40
12.	PACKAGE SPECIFICATION .....	41
13.	REVISION HISTORY .....	42



## 1. GENERAL DESCRIPTION

W9825G6KH is a high-speed synchronous dynamic random access memory (SDRAM), organized as 4M words  $\times$  4 banks  $\times$  16 bits. W9825G6KH delivers a data bandwidth of up to 200M words per second. To fully comply with the personal computer industrial standard, W9825G6KH is sorted into the following speed grades: -5, -5I, -6, -6I, -6L, -75 and 75L. The -5/-5I grade parts are compliant to the 200MHz/CL3 specification (the -5I industrial grade which is guaranteed to support  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ). The -6/-6I/-6L grade parts are compliant to the 166MHz/CL3 specification (the -6I industrial grade which is guaranteed to support  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ). The -75/75L is compliant to the 133MHz/CL3 specification. The -6L and 75L parts support self refresh current  $I_{DD6}$  max. 1.5 mA.

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time.

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9825G6KH is ideal for main memory in high performance applications.

## 2. FEATURES


- 3.3V  $\pm$  0.3V Power Supply
- Up to 200 MHz Clock Frequency
- 4,194,304 Words  $\times$  4 Banks  $\times$  16 Bits Organization
- Self Refresh Mode: Standard and Low Power
- CAS Latency: 2 and 3
- Burst Length: 1, 2, 4, 8 and Full Page
- Burst Read, Single Writes Mode
- Byte Data Controlled by LDQM, UDQM
- Power Down Mode
- Auto-precharge and Controlled Precharge
- 8K Refresh Cycles/64 mS
- Interface: LVTTTL
- Packaged in TSOP II 54-pin, 400 mil - 0.80, using Lead free materials with RoHS compliant

## 3. ORDER INFORMATION

PART NUMBER	SPEED GRADE	SELF REFRESH CURRENT (MAX)	OPERATING TEMPERATURE
W9825G6KH-5	200MHz/CL3 or 133MHz/CL2	2 mA	0°C ~ 70°C
W9825G6KH-5I	200MHz/CL3 or 133MHz/CL2	2 mA	-40°C ~ 85°C
W9825G6KH-6	166MHz/CL3 or 133MHz/CL2	2 mA	0°C ~ 70°C
W9825G6KH-6I	166MHz/CL3 or 133MHz/CL2	2 mA	-40°C ~ 85°C
W9825G6KH-6L	166MHz/CL3 or 133MHz/CL2	1.5 mA	0°C ~ 70°C
W9825G6KH-75	133MHz/CL3 or 100MHz/CL2	2 mA	0°C ~ 70°C
W9825G6KH75L	133MHz/CL3 or 100MHz/CL2	1.5 mA	0°C ~ 70°C



#### 4. PIN CONFIGURATION






## 5. PIN DESCRIPTION

PIN NUMBER	PIN NAME	FUNCTION	DESCRIPTION
23–26, 22, 29–36	A0–A12	Address	A0–A8 Multiplexed pins for row and column address. Row address: A0–A12. Column address: A0–A8. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1.
20, 21	BS0, BS1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during address latch time.
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0–DQ15	Data Input/Output	Multiplexed pins for data output and input.
19	$\overline{\text{CS}}$	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
18	$\overline{\text{RAS}}$	Row Address Strobe	Command input. When sampled at the rising edge of the clock, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ define the operation to be executed.
17	$\overline{\text{CAS}}$	Column Address Strobe	Referred to $\overline{\text{RAS}}$
16	$\overline{\text{WE}}$	Write Enable	Referred to $\overline{\text{RAS}}$
15, 39	LDQM, UDQM	Input/Output Mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.
38	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.
37	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
1, 14, 27	VDD	Power	Power for input buffers and logic circuit inside DRAM.
28, 41, 54	VSS	Ground	Ground for input buffers and logic circuit inside DRAM.
3, 9, 43, 49	VDDQ	Power for I/O Buffer	Separated power from VDD, to improve DQ noise immunity.
6, 12, 46, 52	VSSQ	Ground for I/O Buffer	Separated ground from VSS, to improve DQ noise immunity.
40	NC	No Connection	No connection.



## 6. BLOCK DIAGRAM





## 7. FUNCTIONAL DESCRIPTION

### 7.1 Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs.

During power up, all VDD and VDDQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the “NOP” state. The power up voltage must not exceed  $V_{DD} + 0.3V$  on any of the input pins or VDD supplies. After power up, an initial pause of 200  $\mu S$  is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

### 7.2 Programming Mode Register

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{CS}$  and  $\overline{WE}$  at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to  $t_{RSC}$  has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

### 7.3 Bank Activate Command

The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time ( $t_{RCD}$ ). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device ( $t_{RC}$ ). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time ( $t_{RRD}$ ). The maximum time that each bank can be held active is specified as  $t_{RAS}(\max)$ .

### 7.4 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting  $\overline{RAS}$  high and  $\overline{CAS}$  low at the clock rising edge after minimum of  $t_{RCD}$  delay.  $\overline{WE}$  pin voltage level defines whether the access cycle is a read operation ( $\overline{WE}$  high), or a write operation ( $\overline{WE}$  low). The address inputs determine the starting column address.

Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.



## 7.5 Burst Read Command

The Burst Read command is initiated by applying logic low level to  $\overline{CS}$  and  $\overline{CAS}$  while holding  $\overline{RAS}$  and  $\overline{WE}$  high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8 and full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next page explain the address sequence of interleave mode and sequential mode.

## 7.6 Burst Write Command

The Burst Write command is initiated by applying logic low level to  $\overline{CS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  while holding  $\overline{RAS}$  high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

## 7.7 Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS Latency from the interrupting Read Command is satisfied.

## 7.8 Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

## 7.9 Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

## 7.10 Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.

## 7.11 Burst Stop Command

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. The Burst Stop Command is defined by having  $\overline{RAS}$  and  $\overline{CAS}$  high with  $\overline{CS}$  and  $\overline{WE}$  low at the rising edge of the clock. The data DQs go to a high impedance state after a delay which is equal to the CAS Latency in a burst read cycle interrupted by Burst Stop.





### 7.12 Addressing Sequence of Sequential Mode

A column access is performed by increasing the address from the column address which is input to the device. The disturb address is varied by the Burst Length as shown in Table 2.

**Table 2 Address Sequence of Sequential Mode**

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	BL = 2 (disturb address is A0) No address carry from A0 to A1
Data 1	n + 1	
Data 2	n + 2	BL = 4 (disturb addresses are A0 and A1) No address carry from A1 to A2
Data 3	n + 3	
Data 4	n + 4	BL = 8 (disturb addresses are A0, A1 and A2) No address carry from A2 to A3
Data 5	n + 5	
Data 6	n + 6	
Data 7	n + 7	

### 7.13 Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 3.

**Table 3 Address Sequence of Interleave Mode**

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 2
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 $\overline{A0}$	
Data 2	A8 A7 A6 A5 A4 A3 A2 $\overline{A1}$ A0	BL = 4
Data 3	A8 A7 A6 A5 A4 A3 A2 $\overline{A1}$ $\overline{A0}$	
Data 4	A8 A7 A6 A5 A4 A3 $\overline{A2}$ A1 A0	BL = 8
Data 5	A8 A7 A6 A5 A4 A3 $\overline{A2}$ A1 $\overline{A0}$	
Data 6	A8 A7 A6 A5 A4 A3 $\overline{A2}$ $\overline{A1}$ A0	
Data 7	A8 A7 A6 A5 A4 A3 $\overline{A2}$ $\overline{A1}$ $\overline{A0}$	



#### 7.14 Auto-precharge Command

If A10 is set to high when the Read or Write Command is issued, then the Auto-precharge function is entered. During Auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS Latency.

A Read or Write Command with Auto-precharge can not be interrupted before the entire burst operation is completed. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with Auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time ( $t_{RP}$ ) has been satisfied. Issue of Auto-pecharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-pecharge function is initiated. The SDRAM automatically enters the precharge operation two clock delay from the last burst write cycle. This delay is referred to as Write  $t_{WR}$ . The bank undergoing Auto-precharge can not be reactivated until  $t_{WR}$  and  $t_{RP}$  are satisfied. This is referred to as  $t_{DAL}$ , Data-in to Active delay ( $t_{DAL} = t_{WR} + t_{RP}$ ). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy  $t_{RAS}$  (min).

#### 7.15 Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when  $\overline{CS}$ ,  $\overline{RAS}$  and  $\overline{WE}$  are low and  $\overline{CAS}$  is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits A10, BS0 and BS1 are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time ( $t_{RP}$ ).

#### 7.16 Self Refresh Command

The Self Refresh Command is defined by having  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and CKE held low with  $\overline{WE}$  high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self Refresh Operation to save power. The device will exit Self Refresh operation after CKE is returned high. Any subsequent commands can be issued after  $t_{XSR}$  from the end of Self Refresh Command.

If, during normal operation, AUTO REFRESH cycles are issued in bursts (as opposed to being evenly distributed), a burst of 8,192 AUTO REFRESH cycles should be completed just prior to entering and just after exiting the self refresh mode.



### 7.17 Power Down Mode

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations, therefore the device can not remain in Power Down mode longer than the Refresh period ( $t_{REF}$ ) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on  $t_{CK}$ . The input buffers need to be enabled with CKE held high for a period equal to  $t_{CKS}(\text{min}) + t_{CK}(\text{min})$ .

### 7.18 No Operation Command

The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when  $\overline{CS}$  is low with  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

### 7.19 Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when  $\overline{CS}$  is brought high, the  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  signals become don't cares.

### 7.20 Clock Suspend Mode

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.



## 8. OPERATION MODE

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

**Table 1 Truth Table (Note (1) , (2))**

COMMAND	DEICE STATE	CKEn-1	CKEn	DQM	BS0, 1	A10	A0-A9 A11, A12	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$
Bank Active	Idle	H	x	x	v	v	v	L	L	H	H
Bank Precharge	Any	H	x	x	v	L	x	L	L	H	L
Precharge All	Any	H	x	x	x	H	x	L	L	H	L
Write	Active <sup>(3)</sup>	H	x	x	v	L	v	L	H	L	L
Write with Auto-precharge	Active <sup>(3)</sup>	H	x	x	v	H	v	L	H	L	L
Read	Active <sup>(3)</sup>	H	x	x	v	L	v	L	H	L	H
Read with Auto-precharge	Active <sup>(3)</sup>	H	x	x	v	H	v	L	H	L	H
Mode Register Set	Idle	H	x	x	v	v	v	L	L	L	L
No-operation	Any	H	x	x	x	x	x	L	H	H	H
Burst Stop	Active <sup>(4)</sup>	H	x	x	x	x	x	L	H	H	L
Device Deselect	Any	H	x	x	x	x	x	H	x	x	x
Auto-refresh	Idle	H	H	x	x	x	x	L	L	L	H
Self-refresh Entry	Idle	H	L	x	x	x	x	L	L	L	H
Self-refresh Exit	Idle (S.R.)	L L	H H	x x	x x	x x	x x	H L	x H	x H	x x
Clock Suspend Mode Entry	Active	H	L	x	x	x	x	x	x	x	x
Power Down Mode Entry	Idle Active <sup>(5)</sup>	H H	L L	x x	x x	x x	x x	H L	x H	x H	x x
Clock Suspend Mode Exit	Active	L	H	x	x	x	x	x	x	x	x
Power Down Mode Exit	Any (Power Down)	L L	H H	x x	x x	x x	x x	H L	x H	x H	x x
Data Write/Output Enable	Active	H	x	L	x	x	x	x	x	x	x
Data Write/Output Disable	Active	H	x	H	x	x	x	x	x	x	x

**Notes:**

- (1) v = valid    x = Don't care    L = Low Level    H = High Level  
 (2) CKEn signal is input level when commands are provided.  
     CKEn-1 signal is the input level one clock cycle before the command is issued.  
 (3) These are state of bank designated by BS0, BS1 signals.  
 (4) Device state is full page burst operation.  
 (5) Power Down Mode can not be entered in the burst cycle.  
     When this command asserts in the burst cycle, device state is clock suspend mode.



## 9. ELECTRICAL CHARACTERISTICS

### 9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT	NOTES
Voltage on any pin relative to VSS	VIN, VOUT	-1 ~ VDD + 0.5 ( $\leq 4.6V$ max.)	V	1
Voltage on VDD/VDDQ supply relative to VSS	VDD, VDDQ	-1 ~ 4.6	V	1
Operating Temperature for -5/-6/-6L/-75/75L	TOPR	0 ~ 70	°C	1
Operating Temperature for -5I/-6I	TOPR	-40 ~ 85	°C	1
Storage Temperature	TSTG	-55 ~ 150	°C	1
Soldering Temperature (10s)	TSOLDER	260	°C	1
Power Dissipation	PD	1	W	1
Short Circuit Output Current	IOUT	50	mA	1

**Note:**

1. Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device

### 9.2 Recommended DC Operating Conditions

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage	VDD	3.0	3.3	3.6	V	
I/O Buffer Supply Voltage	VDDQ	3.0	3.3	3.6	V	
Input High Voltage	VIH	2.0	-	VDD + 0.3	V	1
Input Low Voltage	VIL	-0.3	-	0.8	V	2
Output logic high voltage	VOH	2.4	-	-	V	IOH= -2mA
Output logic low voltage	VOL	-	-	0.4	V	IOL= 2mA
Input leakage current	II(L)	-5	-	5	$\mu A$	3
Output leakage current	IO(L)	-5	-	5	$\mu A$	4

**Notes:**

1. VIH (max.) = VDD/VDDQ+1.5V for pulse width  $\leq 5$  nS.
2. VIL (min.) = VSS/VSSQ-1.5V for pulse width  $\leq 5$  nS.
3. Any input  $0V \leq VIN \leq VDDQ$ .  
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. Output disabled,  $0V \leq VOUT \leq VDDQ$ .



### 9.3 Capacitance

( $V_{DD} = 3.3V \pm 0.3V$ ,  $f = 1\text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ )

PARAMETER	SYM.	MIN.	MAX.	UNIT
Input Capacitance (A0 to A12, BS0, BS1, $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , LDQM, UDQM, CKE)	C <sub>I</sub>	-	3.8	pf
Input Capacitance (CLK)	CCLK	-	3.5	pf
Input/Output Capacitance (DQ0–DQ15)	C <sub>IO</sub>	-	6.5	pf

**Note:** These parameters are periodically sampled and not 100% tested.

### 9.4 DC Characteristics

( $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = 0$  to  $70^\circ\text{C}$  for -5/-6/-6L/-75/75L,  $T_A = -40$  to  $85^\circ\text{C}$  for -5I/-6I)

PARAMETER		SYM.	-5/-5I	-6/-6I	-6L	-75	75L	UNIT	NOTES
			MAX.	MAX.	MAX.	MAX.	MAX.		
Operating Current t <sub>CK</sub> = min., t <sub>RC</sub> = min. Active precharge command cycling without burst operation	1 Bank operation	I <sub>DD1</sub>	65	60	60	55	55	mA	3
Standby Current t <sub>CK</sub> = min., $\overline{CS}$ = V <sub>IH</sub> V <sub>IH/L</sub> = V <sub>IH</sub> (min.)/V <sub>IL</sub> (max.)	CKE = V <sub>IH</sub>	I <sub>DD2</sub>	30	25	25	20	20		3
Bank: Inactive state	CKE = V <sub>IL</sub> (Power Down Mode)	I <sub>DD2P</sub>	2	2	2	2	2		3
Standby Current CLK = V <sub>IL</sub> , $\overline{CS}$ = V <sub>IH</sub> V <sub>IH/L</sub> =V <sub>IH</sub> (min.)/V <sub>IL</sub> (max.)	CKE = V <sub>IH</sub>	I <sub>DD2S</sub>	12	12	12	12	12		
Bank: Inactive state	CKE = V <sub>IL</sub> (Power Down Mode)	I <sub>DD2PS</sub>	2	2	2	2	2		
No Operating Current t <sub>CK</sub> = min., $\overline{CS}$ = V <sub>IH</sub> (min)	CKE = V <sub>IH</sub>	I <sub>DD3</sub>	40	35	35	30	30		
Bank: Active state (4 Banks)	CKE = V <sub>IL</sub> (Power Down Mode)	I <sub>DD3P</sub>	12	12	12	12	12		
Burst Operating Current t <sub>CK</sub> = min. Read/ Write command cycling		I <sub>DD4</sub>	85	80	80	75	75		3, 4
Auto Refresh Current t <sub>CK</sub> = min. Auto refresh command cycling		I <sub>DD5</sub>	80	75	75	70	70		3
Self Refresh Current Self Refresh Mode CKE = 0.2V		I <sub>DD6</sub>	2	2	1.5	2	1.5		



## 9.5 AC Characteristics and Operating Condition


(V<sub>DD</sub> = 3.3V ± 0.3V, T<sub>A</sub> = 0 to 70°C for -5/-6/-6L/-75/75L, T<sub>A</sub> = -40 to 85°C for -5L/-6L)

PARAMETER	SYM.	-5/-5L		-6		-6L/-6L		-75/75L		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Ref/Active to Ref/Active Command Period	t <sub>RC</sub>	55		60		60		65		nS	
Active to precharge Command Period	t <sub>RAS</sub>	40	100000	42	100000	42	100000	45	100000		
Active to Read/Write Command Delay Time	t <sub>RCD</sub>	15		15		18		20			
Read/Write(a) to Read/Write(b) Command Period	t <sub>CCD</sub>	1		1		1		1		t <sub>CK</sub>	
Precharge to Active Command Period	t <sub>RP</sub>	15		15		18		20		nS	
Active(a) to Active(b) Command Period	t <sub>RRD</sub>	2		2		2		2		t <sub>CK</sub>	
Write Recovery Time	CL* = 2	t <sub>WR</sub>	2	2		2		2		t <sub>CK</sub>	
	CL* = 3		2	2		2		2			
CLK Cycle Time	CL* = 2	t <sub>CK</sub>	7.5	1000	7.5	1000	7.5	1000	10	1000	
	CL* = 3		5	1000	6	1000	6	1000	7.5	1000	
CLK High Level width	t <sub>CH</sub>	2		2		2		2.5			8
CLK Low Level width	t <sub>CL</sub>	2		2		2		2.5			8
Access Time from CLK	CL* = 2	t <sub>AC</sub>		6	6		6		6		9
	CL* = 3			4.5	5		5		5.4		
Output Data Hold Time	t <sub>OH</sub>	3		3		3		3			9
Output Data High Impedance Time	CL* = 2	t <sub>HZ</sub>		6	6		6		6		7
	CL* = 3			4.5	5		5		5.4		
Output Data Low Impedance Time	t <sub>LZ</sub>	0		0		0		0			9
Power Down Mode Entry Time	t <sub>SB</sub>	0	5	0	6	0	6	0	7.5	nS	
Transition Time of CLK (Rise and Fall)	t <sub>T</sub>		1		1		1		1		
Data-in Set-up Time	t <sub>DS</sub>	1.5		1.5		1.5		1.5			8
Data-in Hold Time	t <sub>DH</sub>	1.0		0.8		0.8		1.0			8
Address Set-up Time	t <sub>AS</sub>	1.5		1.5		1.5		1.5			8
Address Hold Time	t <sub>AH</sub>	1.0		0.8		0.8		1.0			8
CKE Set-up Time	t <sub>CKS</sub>	1.5		1.5		1.5		1.5			8
CKE Hold Time	t <sub>CKH</sub>	1.0		0.8		0.8		1.0			8
Command Set-up Time	t <sub>CMS</sub>	1.5		1.5		1.5		1.5			8
Command Hold Time	t <sub>CMH</sub>	1.0		0.8		0.8		1.0			8
Refresh Time (8K Refresh Cycles)	t <sub>REF</sub>		64		64		64		64	mS	
Mode register Set Cycle Time	t <sub>RSC</sub>	2		2		2		2		t <sub>CK</sub>	
Exit self refresh to ACTIVE command	t <sub>XSR</sub>	70		72		72		75		nS	

\* CL = CAS Latency

**Notes:**

1. Operation exceeds "Absolute Maximum Ratings" may cause permanent damage to the devices.
2. All voltages are referenced to VSS.
3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of  $t_{CK}$  and  $t_{RC}$ .
4. These parameters depend on the output loading conditions. Specified values are obtained with output open.
5. Power up sequence please refer to "Functional Description" section described before.
6. AC test load diagram.




7.  $t_{HZ}$  defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
8. Assumed input rise and fall time ( $t_T$ ) = 1nS.  
If  $t_r$  &  $t_f$  is longer than 1nS, transient time compensation should be considered, i.e.,  $[(t_r + t_f)/2 - 1] \text{ nS}$  should be added to the parameter.
9. If clock rising time ( $t_T$ ) is longer than 1nS,  $(t_T/2 - 0.5) \text{ nS}$  should be added to the parameter.






## 10. TIMING WAVEFORMS

### 10.1 Command Input Timing





## 10.2 Read Timing







### 10.3 Control Timing of Input/Output Data

#### Control Timing of Input Data

(Word Mask)




(Clock Mask)




#### Control Timing of Output Data

(Output Enable)




(Clock Mask)






10.4 Mode Register Set Cycle






## 11. OPERATING TIMING EXAMPLE

### 11.1 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)






## 11.2 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge)





### 11.3 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)



The diagram shows the timing of various signals over 24 clock cycles. The signals and their states are as follows:

- CLK**: Clock signal, periodic square wave.
- CS**: Chip Select, active low, high during idle.
- RAS**: Row Address Strobe, active low, pulses for row activation.
- CAS**: Column Address Strobe, active low, pulses for column activation.
- WE**: Write Enable, active low, high during idle.
- BS0**: Bank Strobe 0, active low, pulses for Bank #0.
- BS1**: Bank Strobe 1, active low, pulses for Bank #1.
- A10**: Address line 10, carries row addresses RAa, RBb, and RAc.
- A0-A9, A11, A12**: Address lines 0-9, 11, and 12, carry column addresses CAx, CBx, and CAz.
- DQM**: Data Mask, active low, high during idle.
- CKE**: Clock Enable, active low, high during idle.
- DQ**: Data bus, carries data bytes ax0-ax7, by0-by6, and C20.

The sequence of operations is as follows:

- Bank #0**: Active (cycles 1-4), Read (cycles 5-8), AP\* (cycle 9), Active (cycles 10-13), Read (cycles 14-17), AP\* (cycles 18-21).
- Bank #1**: Active (cycles 9-12), Read (cycles 13-16), AP\* (cycles 17-20).
- Bank #2**: Idle (all cycles).
- Bank #3**: Idle (all cycles).

Key timing parameters are indicated by arrows and labels:


- tRC**: Row Cycle time (from RAS to RAS).
- tRAS**: Row Address Strobe to Data time (from RAS to DQ).
- tRP**: Row Precharge time (from RAS to RAS).
- tRCD**: Row to Column Delay (from RAS to CAS).
- tRRD**: Row to Row Delay (from RAS to RAS).
- tAC**: Access time (from CAS to DQ).
- tTAC**: Turnaround time (from CAS to CAS).

\* AP is the internal precharge start timing





### 11.5 Interleaved Bank Write (Burst Length = 8)



The diagram shows the timing of a 4-bank memory system over 24 clock cycles. The signals and their states are as follows:

- CLK:** 24 clock cycles, numbered 0 to 23.
- CS:** Active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- RAS:** Active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- CAS:** Active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- WE:** Active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- BS0:** Active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- BS1:** Active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- A10:** Address bits for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- A0-A9, A11-A12:** Address bits for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- DQM:** Data Mask Enable signal, active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- CKE:** Clock Enable signal, active (low) for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).
- DQ:** Data bus, showing data for Bank #0 (cycles 0-3), Bank #1 (cycles 8-11), Bank #2 (cycles 14-17), and Bank #3 (cycles 20-23).


Timing parameters and operations are indicated by arrows and labels:

- tRC:** Row to Column delay, from CS to CAS.
- tRAS:** Row Address Strobe to CAS delay, from RAS to CAS.
- tRP:** Row Precharge time, from RAS to RAS.
- tRCD:** Row to Column Delay, from RAS to CAS.
- tRRD:** Row to Row Delay, from RAS to RAS.
- Bank #0:** Active (cycles 0-3), Write (cycles 4-7), Active (cycles 8-11), AP\* (cycles 12-13), Write (cycles 14-17), Active (cycles 18-19), Write (cycles 20-23), AP\* (cycles 24-25).
- Bank #1:** Active (cycles 8-11), AP\* (cycles 12-13), Write (cycles 14-17), Active (cycles 18-19), Write (cycles 20-23), AP\* (cycles 24-25).
- Bank #2:** Idle (cycles 0-23).
- Bank #3:** Idle (cycles 0-23).

\* AP is the internal precharge start timing




### 11.7 Page Mode Read (Burst Length = 4, CAS Latency = 3)






### 11.8 Page Mode Read / Write (Burst Length = 8, CAS Latency = 3)





### 11.9 Auto-precharge Read (Burst Length = 4, CAS Latency = 3)



The diagram shows the timing of various signals over 24 clock cycles. The signals are:

- CLK**: Clock signal, 24 cycles.
- CS**: Chip Select, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23.
- RAS**: Row Address Strobe, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23. Timing parameters  $t_{RC}$  are shown.
- CAS**: Column Address Strobe, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23. Timing parameters  $t_{RAS}$  and  $t_{RP}$  are shown.
- WE**: Write Enable, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23.
- BS0**: Bank Select 0, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23.
- BS1**: Bank Select 1, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23.
- A10**: Address 10, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23. Timing parameters  $t_{RCD}$  are shown.
- A0-A9, A11, A12**: Address 0-9, 11, 12, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23. Timing parameters  $t_{RCD}$  are shown.
- DQM**: Data Mask, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23.
- CKE**: Clock Enable, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23.
- DQ**: Data Bus, active low, pulses at cycles 1-2, 4-5, 10-11, 13-14, 22-23. Timing parameters  $t_{W}$  are shown.

Bank #0: Active (cycles 1-2), Write (cycles 4-5), AP\* (cycles 10-11), Active (cycles 13-14), Write (cycles 22-23).

Bank #1: Active (cycles 1-2), Write (cycles 4-5), AP\* (cycles 10-11), Active (cycles 13-14), Write (cycles 22-23).


Bank #2: Idle (cycles 1-2, 4-5, 10-11, 13-14, 22-23).

Bank #3: Idle (cycles 1-2, 4-5, 10-11, 13-14, 22-23).

\* AP is the internal precharge start timing




### 11.11 Auto Refresh Cycle





## 11.12 Self Refresh Cycle





The timing diagram shows the following sequence of operations over 24 clock cycles:


- Cycle 0:** Bank #0 becomes Active.  $\overline{CS}$  and  $\overline{RAS}$  are asserted.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is asserted.  $BS0$  is asserted.  $A10$  is  $RBa$ .  $A0-A9$  are  $RBa$ .
- Cycle 1:** Bank #0 becomes Read.  $\overline{CAS}$  is asserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBv$ .  $A0-A9$  are  $CBv$ .
- Cycle 2:** Bank #0 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBw$ .  $A0-A9$  are  $CBw$ .
- Cycle 3:** Bank #1 becomes Single Write.  $\overline{CAS}$  is asserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBx$ .  $A0-A9$  are  $CBx$ .
- Cycle 4:** Bank #1 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 5:** Bank #2 becomes Read.  $\overline{CAS}$  is asserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 6:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 7:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 8:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 9:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 10:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 11:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 12:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 13:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 14:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 15:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 16:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 17:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 18:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 19:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 20:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 21:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 22:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .
- Cycle 23:** Bank #2 becomes Idle.  $\overline{CAS}$  is deasserted.  $\overline{WE}$  is deasserted.  $BS0$  is deasserted.  $A10$  is  $CBz$ .  $A0-A9$  are  $CBz$ .

The legend at the bottom identifies the bank states:

- Bank #0 Active
- Bank #0 Read
- Bank #1 Single Write
- Bank #2 Read
- Bank #3 Idle




## 11.14 Power Down Mode



Note: The PowerDown Mode is entered by asserting CKE "low".  
 All Input/Output buffers (except CKE buffers) are turned off in the Power Down mode.  
 When CKE goes high, command input must be No operation at next CLK rising edge.  
 Violating refresh requirements during power-down may result in a loss of data.




### 11.15 Auto-precharge Timing (Read Cycle)





### 11.16 Auto-precharge Timing (Write Cycle)




Note )

- represents the Write with Auto precharge command.
- represents the start of internal precharging.
- represents the Bank Active command.


When the /auto precharge command is asserted, the period from Bank Activate command to the start of internal precharging must be at least tRAS (min).



### 11.17 Timing Chart of Read to Write Cycle




### 11.18 Timing Chart of Write to Read Cycle






### 11.19 Timing Chart of Burst Stop Cycle (Burst Stop Command)




### 11.20 Timing Chart of Burst Stop Cycle (Precharge Command)







### 11.21 CKE/DQM Input Timing (Write Cycle)



(1)






(2)



(3)



## 11.22 CKE/DQM Input Timing (Read Cycle)








## 12. PACKAGE SPECIFICATION

### Package Outline TSOP (TYPE II) 54L 400 MIL (1:3)





### 13. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A01	Jul. 02, 2014	All	Initial formally datasheet
A02	Sep. 01, 2014	3	Update section 3 order information
		15	Revise -5/-5I speed grades tAC parameter value
			Revise -5/-5I/-6/-6I/-6L speed grades tHZ parameter value
			Revise -5/-5I/-6/-6I/-6L speed grades tSB parameter value
A03	Jun. 01, 2016	13	Update section 9.1 Absolute Maximum Ratings Voltage on any pin relative to VSS (VIN, VOUT) and Voltage on VDD/VDDQ supply relative to VSS (VDD, VDDQ) minimum voltage from -0.5V to -1V

### Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

---

Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

*Publication Release Date: Jun. 01, 2016  
Revision: A03*