

EL DUT

• Este es un detector de patrones simple escrito en Verilog para identificar un patrón en un flujo de valores de entrada.

 En cada reloj, hay una nueva entrada al diseño y cuando coincide con el patrón "1011 ', la salida (out) se configurará en 1. Para este propósito, el diseño se implementa como una máquina de estado que se mueve a través de diferentes etapas. a medida que avanza a través de la secuencia de identificación de patrones.

PRUEBA BÁSICA

El banco de pruebas de verificación se desarrollará en UVM:

- La secuencia genera un flujo aleatorio de valores de entrada que se pasarán al controlador como uvm_sequence_item
- El driver recibe el artículo y lo conduce al DUT a través de una interfaz virtual
- El monitor captura valores en el pin de entrada y salida del DUT, crea un paquete y lo envía al scoreboard
- El cuadro de indicadores es el principal responsable de verificar la corrección funcional del diseño en función de los valores de entrada y salida que recibe del monitor.

El flujo de valores de entrada debe ser aleatorio para lograr la máxima eficiencia. Debería poder captar los siguientes escenarios:

- 011011011010
- 101011100
- 111011011

PARA CORRER UNA PRUEBA QUE USA UVM EN VCS

Añada el switch:

-ntb_opts uvm-1.2

```
DISEÑO
```

```
module det_1011 ( input clk,
                       input rstn,
2
                       input in,
                       output out );
5
      parameter IDLE
6
                        = 0,
7
                S1
                         = 1,
                         = 2,
8
                S10
                        = 3,
9
                S101
                S1011 = 4;
10
11
12
      reg [2:0] cur_state, next_state;
13
      assign out = cur_state == S1011 ? 1 : 0;
14
15
16
      always @ (posedge clk) begin
17
        if (!rstn)
            cur_state <= IDLE;</pre>
18
         else
19
20
            cur_state <= next_state;</pre>
21
      end
22
23
      always @ (cur_state or in) begin
24
        case (cur_state)
          IDLE : begin
            if (in) next_state = S1;
26
27
            else next_state = IDLE;
28
          end
29
30
          S1: begin
31
            if (in) next_state = S1;
                                             //
32
            else
                    next_state = S10;
33
          end
34
          S10 : begin
            if (in) next_state = S101;
37
            else
                    next_state = IDLE;
          end
```

```
S101 : begin
40
            if (in) next_state = S1011;
41
                    next state = S10;
                                             //
42
          end
43
44
          S1011: begin
45
            if (in) next_state = S1;
46
                    next_state = S10;
                                             //
            else
50
          end
51
        endcase
52
      end
53
    endmodule
```

RESPUESTA

SEQUENCE ITEM

```
// This is the base transaction object that will be used
    // in the environment to initiate new transactions and
    // capture transactions at DUT interface
    class Item extends uvm_sequence_item;
      `uvm_object_utils(Item)
5
      rand bit in;
      bit
                out;
8
      virtual function string convert2str();
9
        return $sformatf("in=%0d, out=%0d", in, out);
10
      endfunction
11
12
      function new(string name = "Item");
13
        super.new(name);
14
      endfunction
15
16
      constraint c1 { in dist {0:/20, 1:/80}; }
17
    endclass
18
```

SEQUENCE

```
class gen_item_seq extends uvm_sequence;
      `uvm_object_utils(gen_item_seq)
      function new(string name="gen item seq");
3
        super.new(name);
4
      endfunction
5
6
7
      rand int num;
                      // Config total number of items to be sent
8
      constraint c1 { soft num inside {[10:50]}; }
9
10
      virtual task body();
11
        for (int i = 0; i < num; i ++) begin
12
            Item m item = Item::type id::create("m item");
13
            start_item(m_item);
14
            m item.randomize();
          `uvm info("SEQ", $sformatf("Generate new item: %s", m item.convert2str()), UVM HIGH)
16
            finish item(m item);
18
        end
        `uvm info("SEQ", $sformatf("Done generation of %0d items", num), UVM LOW)
19
      endtask
20
   endclass
21
```

DRIVER

```
// The driver is responsible for driving transactions to the DUT
    // All it does is to get a transaction from the mailbox if it is
    // available and drive it out into the DUT interface.
    class driver extends uvm driver #(Item);
      `uvm_component_utils(driver)
5
      function new(string name = "driver", uvm component parent=null);
        super.new(name, parent);
      endfunction
9
      virtual des_if vif;
10
11
      virtual function void build_phase(uvm_phase phase);
12
        super.build_phase(phase);
13
        if (!uvm_config_db#(virtual des_if)::get(this, "", "des_vif", vif))
14
          `uvm fatal("DRV", "Could not get vif")
15
      endfunction
16
17
      virtual task run_phase(uvm_phase phase);
18
        super.run phase(phase);
19
        forever begin
20
          Item m item;
21
          `uvm_info("DRV", $sformatf("Wait for item from sequencer"), UVM HIGH)
22
          seq_item_port.get_next_item(m_item);
23
          drive item(m item);
24
          seq item port.item done();
25
        end
26
      endtask
27
28
      virtual task drive_item(Item m_item);
29
        @(vif.cb);
30
          vif.cb.in <= m item.in;</pre>
31
32
      endtask
    endclass
```

MONITOR

10 11

12

13 14

15

```
16
      virtual task run_phase(uvm_phase phase);
22
                                                                                17
        super.run phase(phase);
23
                                                                                18
        // This task monitors the interface for a complete
24
                                                                                19
        // transaction and writes into analysis port when complete
25
                                                                                20
        forever begin
26
          @ (vif.cb);
27
                if (vif.rstn) begin
28
                     Item item = Item::type id::create("item");
29
                     item.in = vif.in;
30
                     item.out = vif.cb.out;
31
                     mon_analysis_port.write(item);
32
                   `uvm_info("MON", $sformatf("Saw item %s", item.convert2str()), UVM HIGH
                 end
34
        end
35
      endtask
36
    endclass
```

```
// The monitor has a virtual interface handle with which
// it can monitor the events happening on the interface.
// It sees new transactions and then captures information
// into a packet and sends it to the scoreboard
// using another mailbox.
class monitor extends uvm monitor;
  `uvm_component_utils(monitor)
  function new(string name="monitor", uvm component parent=null);
    super.new(name, parent);
  endfunction
  uvm_analysis_port #(Item) mon_analysis_port;
  virtual des if vif;
  virtual function void build_phase(uvm_phase phase);
    super.build phase(phase);
    if (!uvm_config_db#(virtual des_if)::get(this, "", "des_vif", vif))
      `uvm fatal("MON", "Could not get vif")
    mon analysis port = new ("mon analysis port", this);
  endfunction
```

SCOREBOARD

```
// The scoreboard is responsible to check design functionality and
    // should track input and try to match the pattern and ensure that
    // the design has found the pattern as well. The scoreboard should
    // flag an error if the design didnt find the pattern and ensure
    // that "out" remains zero, and if the design found the pattern,
    // "out" is set to the correct value.
    class scoreboard extends uvm scoreboard;
      `uvm component utils(scoreboard)
      function new(string name="scoreboard", uvm component parent=null);
        super.new(name, parent);
10
      endfunction
11
12
        bit[`LENGTH-1:0]
                            ref pattern;
13
        bit[`LENGTH-1:0]
                            act pattern;
14
        bit
                            exp out;
15
16
      uvm analysis imp #(Item, scoreboard) m analysis imp;
17
18
      virtual function void build phase(uvm phase phase);
19
        super.build phase(phase);
20
21
        m analysis imp = new("m analysis imp", this);
22
        if (!uvm_config_db#(bit[`LENGTH-1:0])::get(this, "*", "ref_pattern", ref_pattern))
                `uvm_fatal("SCBD", "Did not get ref pattern !")
24
      endfunction
```

```
virtual function write(Item item);
27
28
        act pattern = act pattern << 1 | item.in;
29
        `uvm info("SCBD", $sformatf("in=%0d out=%0d ref=0b%0b act=0b%0b",
30
                                    item.in, item.out, ref_pattern, act_pattern), UVM_LOW)
31
32
        // Always check that expected out value is the actual observed value
33
        // Since it takes 1 clock for out to be updated after pattern match,
34
        // do the check first and then update exp out value
35
        if (item.out != exp out) begin
36
          `uvm error("SCBD", $sformatf("ERROR ! out=%0d exp=%0d",
37
                                                     item.out, exp out))
38
        end else begin
39
          `uvm_info("SCBD", $sformatf("PASS ! out=%0d exp=%0d",
40
                                       item.out, exp out), UVM HIGH)
41
        end
42
43
        // If current index has reached the full pattern, then set exp out to be 1
44
        // which will be checked in the next clock. If pattern is not complete, keep
45
        // exp out to zero
46
        if (!(ref_pattern ^ act_pattern)) begin
47
          `uvm_info("SCBD", $sformatf("Pattern found to match, next out should be 1"), UVM_LOW)
48
            exp out = 1;
49
        end else begin
50
          exp out = 0;
51
52
        end
53
      endfunction
54
    endclass
55
```

AGENT

```
// Create an intermediate container called "agent" to hold
    // driver, monitor and sequencer
    class agent extends uvm agent;
       `uvm component utils(agent)
4
      function new(string name="agent", uvm_component parent=null);
 5
        super.new(name, parent);
 6
      endfunction
8
      driver
                    d0:
                                // Driver handle
9
      monitor
                                // Monitor handle
                    m0;
10
      uvm sequencer #(Item) s0;
                                        // Sequencer Handle
11
12
      virtual function void build phase(uvm phase phase);
13
        super.build phase(phase);
14
        s0 = uvm_sequencer#(Item)::type_id::create("s0", this);
15
        d0 = driver::type id::create("d0", this);
16
        m0 = monitor::type_id::create("m0", this);
17
      endfunction
18
19
      virtual function void connect_phase(uvm_phase phase);
20
        super.connect phase(phase);
21
        d0.seq item port.connect(s0.seq item export);
22
      endfunction
23
24
    endclass
25
```

AMBIENTE

```
26
    // The environment is a container object simply to hold
    // all verification components together. This environment can
    // then be reused later and all components in it would be
    // automatically connected and available for use
    class env extends uvm env;
31
      `uvm component utils(env)
32
      function new(string name="env", uvm_component parent=null);
33
        super.new(name, parent);
34
      endfunction
35
36
                                 // Agent handle
      agent
                    a0;
37
                                 // Scoreboard handle
      scoreboard
                    sb0;
38
39
      virtual function void build phase(uvm phase phase);
40
        super.build phase(phase);
41
        a0 = agent::type id::create("a0", this);
42
        sb0 = scoreboard::type id::create("sb0", this);
43
      endfunction
44
45
      virtual function void connect_phase(uvm_phase phase);
46
        super.connect_phase(phase);
47
        a0.m0.mon_analysis_port.connect(sb0.m_analysis_imp);
48
      endfunction
49
    endclass
```

PRUEBA

```
// Test class instantiates the environment and starts it.
    class base test extends uvm test;
      `uvm component utils(base test)
      function new(string name = "base_test", uvm_component parent=null);
        super.new(name, parent);
5
      endfunction
                        e0:
8
      env
      bit[`LENGTH-1:0] pattern = 4'b1011;
      gen item seq
10
                        seq;
      virtual des if vif;
12
      virtual function void build phase(uvm phase phase);
13
        super.build phase(phase);
14
15
        // Create the environment
16
        e0 = env::type id::create("e0", this);
        // Get virtual IF handle from top level and pass it to everything
19
        // in env level
20
        if (!uvm config db#(virtual des if)::get(this, "", "des vif", vif))
21
          `uvm fatal("TEST", "Did not get vif")
22
        uvm_config_db#(virtual des_if)::set(this, "e0.a0.*", "des_vif", vif);
23
        // Setup pattern queue and place into config db
25
        uvm_config_db#(bit[`LENGTH-1:0])::set(this, "*", "ref_pattern", pattern);
27
        // Create sequence and randomize it
28
        seq = gen item seq::type id::create("seq");
        seq.randomize();
      endfunction
```

```
virtual task run phase(uvm phase phase);
33
        phase.raise objection(this);
34
        apply reset();
35
        seq.start(e0.a0.s0);
36
        #200:
37
        phase.drop objection(this);
38
      endtask
39
40
      virtual task apply reset();
41
        vif.rstn <= 0:
42
        vif.in <= 0:
43
        repeat(5) @ (posedge vif.clk);
44
        vif.rstn <= 1;
45
        repeat(10) @ (posedge vif.clk);
      endtask
47
    endclass
49
    class test 1011 extends base test;
50
      `uvm component utils(test 1011)
51
      function new(string name="test 1011", uvm_component parent=null);
52
        super.new(name, parent);
53
      endfunction
54
55
      virtual function void build phase(uvm phase phase);
56
        pattern = 4'b1011;
57
        super.build phase(phase);
58
        seq.randomize() with { num inside {[300:500]}; };
59
      endfunction
60
    endclass
```

INTERFACE

```
// The interface allows verification components to access DUT signals
1
    // using a virtual interface handle
    interface des_if (input bit clk);
3
        logic rstn;
4
        logic in;
5
        logic out;
        clocking cb @(posedge clk);
8
          default input #1step output #3ns;
            input out;
10
            output in;
11
        endclocking
12
    endinterface
13
```

TEST BENCH

```
module tb;
      reg clk;
      always #10 clk =~ clk;
4
      des_if _if (clk);
5
6
        det 1011 u0
                       (.clk(clk),
                          .rstn(_if.rstn),
8
                          .in( if.in),
9
                          .out( if.out));
10
11
12
      initial begin
13
        clk <= 0;
14
        uvm_config_db#(virtual des_if)::set(null, "uvm_test_top", "des_vif", _if);
15
        run_test("test_1011");
16
      end
17
    endmodule
18
```