# International Rectifier

PD - 9.1346B

# **IRLZ44N**


### HEXFET® Power MOSFET

- Logic-Level Gate Drive
- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated


#### **Description**

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



$$V_{DSS} = 55V$$
 $R_{DS(on)} = 0.022\Omega$ 
 $I_D = 47A$ 



#### **Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	47	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	33	A
I <sub>DM</sub>	Pulsed Drain Current ①	160	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation	110	W
	Linear Derating Factor	0.71	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	±16	V
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	210	mJ
I <sub>AR</sub>	Avalanche Current①	25	A
E <sub>AR</sub>	Repetitive Avalanche Energy①	11	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
TJ	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw.	10 lbf•in (1.1N•m)	

#### **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case			1.4	
R <sub>ecs</sub>	Case-to-Sink, Flat, Greased Surface		0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient			62	]

## Electrical Characteristics @ $T_J = 25$ °C (unless otherwise specified)

	Parameter	Min.	Trem	Bank	Units	Conditions
17			тур.	Max.		
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.070		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
	Static Drain-to-Source On-Resistance		_	0.022		V <sub>GS</sub> = 10V, I <sub>D</sub> = 25A ⊕
R <sub>DS(on)</sub>		_	—	0.025	Ω	V <sub>GS</sub> = 5.0V, I <sub>D</sub> = 25A ④
			_	0.035		V <sub>GS</sub> = 4.0V, I <sub>D</sub> = 21A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0	_	2.0	٧	$V_{DS} = V_{GS}, I_D = 250 \mu A$
9fs	Forward Transconductance	21	<u> </u>		S	$V_{DS} = 25V, I_{D} = 25A$
			_	25	μА	$V_{DS} = 55V, V_{GS} = 0V$
I <sub>DSS</sub>	Drain-to-Source Leakage Current		_	250	μΛ	V <sub>DS</sub> = 44V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
	Gate-to-Source Forward Leakage		<u> </u>	100		V <sub>GS</sub> = 16V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage		_	-100	nA	V <sub>GS</sub> = -16V
Q <sub>g</sub>	Total Gate Charge		_	48		I <sub>D</sub> = 25A
Qgs	Gate-to-Source Charge		_	8.6	nC	$V_{DS} = 44V$
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			25		V <sub>GS</sub> = 5.0V, See Fig. 6 and 13 ④
t <sub>d(on)</sub>	Turn-On Delay Time		11			V <sub>DD</sub> = 28V
t <sub>r</sub>	Rise Time		84			I <sub>D</sub> = 25A
t <sub>d(off)</sub>	Turn-Off Delay Time		26		ns	$R_{G} = 3.4\Omega$ , $V_{GS} = 5.0V$
t <sub>f</sub>	Fall Time		15			$R_D = 1.1\Omega$ , See Fig. 10 ④
						Between lead,
$L_D$	Internal Drain Inductance	i —	4.5	—		6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance		7.5		nH	from package
						and center of die contact
C <sub>iss</sub>	Input Capacitance		1700			V <sub>GS</sub> = 0V
Coss	Output Capacitance		400		pF	V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		150		'	f = 1.0MHz, See Fig. 5

### **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			47		MOSFET symbol
	(Body Diode)				A	showing the
I <sub>SM</sub>	Pulsed Source Current		<u> </u>			integral reverse
	(Body Diode) ①				p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage	_	_	1.3	٧	$T_J = 25$ °C, $I_S = 25A$ , $V_{GS} = 0V$ ④
t <sub>rr</sub>	Reverse Recovery Time		80	120	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 25A
Q <sub>rr</sub>	Reverse RecoveryCharge	_	210	320	пC	di/dt = 100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Int	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $V_{DD}$  = 25V, starting  $T_J$  = 25°C, L = 470 $\mu$ H  $R_G$  = 25 $\Omega$ ,  $I_{AS}$  = 25A. (See Figure 12)
- $\label{eq:loss_def} \begin{tabular}{ll} \begin{tabular}{ll} $I_{SD} \le 25A, \ di/dt \le 270A/\mu s, \ V_{DD} \le V_{(BR)DSS}, \\ $T_J \le 175^\circ C$ \end{tabular}$




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics







Fig 2. Typical Output Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage





Fig 8. Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms





Fig 13a. Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

## Peak Diode Recovery dv/dt Test Circuit







Fig 14. For N-Channel HEXFETS


## Package Outline

#### TO-220AB Outline

Dimensions are shown in millimeters (inches)



# Part Marking Information TO-220AB



# International Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371
http://www.irf.com/ Data and specifications subject to change without notice. 8/97