## MTH410E - RISC-V Architecture and Processor Design

## Homework 3 - Pipelined RISC-V Processor

Write a SystemVerilog code of a pipelined RISC-V processor. The designed micro-architecture should include all the instructions in RV32I. The processor should work as in-order and single-issue, so there is no need for FENCE instruction implementation. The processor should resolve the all data control hazards during runtime.

The top file of the processor should be as follows;

The data and instruction memories of the processor should be initialized by *DMemInitFile* and *IMemInitFile* respectively (i.e., use \$readmemh in the initial block of the memories).

To trace the processor state, RF write and DMEM write operations should be logged to *LogFile*. Therefore, following two functions should be used in RF and DMEM modules to track the written values. You can change the signal names (e.g., rf idx dec) with respect to your signal names.

\$fwrite(*LogFile*, "x%0d 0x%16h", rf\_idx\_dec, rf\_data\_hex); // log the register file writes \$fwrite(*LogFile*, "mem 0x%h 0x%h", dmem\_idx\_dec, dmem\_data\_hex); // log the data memory writes

Deadline: 18/12/2023 23:59

Some resources;

endmodule

• RISC-V: An Overview of the Instruction Set Architecture