

# ML for CAD Flows and Secure Chip Design


## Project Idea 3: ML for Design of Secure Chips

Baseline Physical Design Flow Time per iteration: Days





## Project Idea 3: ML for Design of Secure Chips




#### Project Idea 3: Task Outline


- 1) Check ML CAD papers; obtain understanding of working principles.
- 2) Check whitepaper on secure chip design; devise strategy
  - Learn that security metrics scale differently than design metrics
  - Learn secure design strategies
- 3) Tackle experiments.
  - Case studies on designs and security schemes
  - Scripts for security closure already available
  - ML frameworks for CAD might become available as well

#### Project Idea 3: Notes

- We have CAD flow in general and also have scripts for security closure
- But, we don't have any ML framework for physical design with us
  - → Once frameworks become available, that can still be interesting
  - → For now, focus on available frameworks, that is shift focus to logic synthesis

### Project Idea 4: Attacks on ML for Chip Design





#### Project Idea 4: Task Outline

- 1) Check ML CAD papers; obtain understanding of working principles.
- 2) Check backdoor attacks on ML models.
  - E.g., ML-based lithography hotspot detection
  - Extract the essence of the attack model and the attack process.
- 3) Tackle attacks on ML/RL-guided EDA flows.
  - a) Security is not considered at all and some threats are introduced coincidently during the design process,
  - b) Security is "lost in translation" throughout the ML guidance and EDA flow.

#### Project Idea 4: Notes

- Can only be tackled once we have some ML framework
  - → 1st phase of project is ML framework with security schemes in focus
  - → Focus on logic synthesis and logic locking


#### Security at Logic Synthesis


Synthesis early key stage in chip design; translation of HDL to gate netlists

Highly relevant for security schemes like locking or side-channel protection

→ Most schemes suffer from synthesis side-effects

Idea: Reuse synthesis frameworks and attack frameworks to find better synthesis strategies/recipes for ensuring robustness of security schemes





#### **Next Steps**

All: check synthesis frameworks; how usable, extensible, documented are they?

Also those without code online for now; see papers in Google Drive:

#### <u>Synthesis</u>

Frameworks online: Frameworks

Dennis: browser papers on RL in general, RL for synthesis, (papers on locking), papers/book on ML for CAD, CAD in general

Lilas/Johann: discuss about locking schemes to be studied

Lilas: provide attack frameworks