Dan Burnett TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 53 . LUBBOCK TEX45 T9408 Consumer entires 14 August 1978 John Flore Patasacter Systems 12 - San Fernando Road Sylman, Calif. 91342 Dear Mr. Poore Please find attached the interface description and external communications deciment for the Texas Instruments SR-52 and SR-56 calculators and the PC-100 print cradio. This information is intended for your use only, and Texas Instruments shall not be liable for any incidental or consequential cost, each was, or damages incurred through use of this information. ' figure remarkies on Texas Instruments products shall not be enlarged, diminished, of a limited by, and no obligation or liability shall arise or grow out of the real ming of this information to you by Texas Instruments. Please be advised the investigation or alteration, or damage caused by attempted modification or elecation of a Texas Instruments product is not within the scope of the sterment warranty on that product, and any repair of such damaged or modified economic term will be in accordance with normal out-of-warranty repair charges and \sim 0 % so result in the equipment being restored to an as-manufactured condition as a case of the repair action. Also, please note that Texas Instruments reserves the right to change, alter, or discontinue products without nutification. I have that proper use of this information, in the spirit in which it is ghas, will help you better utilize your equipment. Challe ine downston-Commer Relations JdabEnclosure 2305 N. UNIVERSITY . LUBBOCK . 800 858-1802 (800-692 1353 WITHIN TEXAS)



TEXAS INSTRUMENTS

INCORPORATED

POST OFFICE BOX 10508 • LUBBOCK TEXAS 79498

Consumer Products Operations

TEXAS INSTRUMENTS PC-100A

INTERFACE DESCRIPTION

TEXAS INSTRUMENTS INCORPORATED
CALCULATOR PRODUCTS DIVISION
LUBBOCK, TEXAS

JUNE 1, 1975

INTRODUCTION

The purpose of this document is to provide an example of a low cost interface system to control the PC-100A. The PC-100A is normally controlled by one of the following calculators: TI-59, TI-58, SR-52, and SR-56. A switch under the front panel door must be set to the corresponding calculator. The third position, labeled (C) "other" is used for the TI-58 and TI-59. This position must also be used by this interface circuit.

The PC-100A was designed to be controlled by one of the above calculators which contain a specific set of instructions that the PC-100A recognizes. Since no other controller contains these codes and the proper format for sending them, an interface circuit must be built to generate these instructions. To encompass as many controllers as is feasible, this interface was designed such that data can be asynchroniously transferred from the controller to the interface circuit. The interface circuit will then assemble the data and instructions into the proper format for the PC-100A.

This interface CKT is to be used in place of a calculator, not in conjunction with a calculator. The method of connecting the interface circuit to the PC-100A is left to the user. If a calculator is to be used on the PC-100A interchangeably, the interface circuit must be removeable.

The PC-100A is a thermal printer, printing up to 20 characters per line. All characters are configured by a 5 x 7 dot matrix. The PC-100 A converts a serial stream of data into the proper format such that five dots, when stepped seven times, will print the desired alpha numeric character. To utilize these characteristics, one must understand the capabilities and limitations of the system. This should be accomplished by a brief description of the following:

- 1. The I/O requirements of the PC-100A.
- 2. The I/O contraints of controlling machine.
- 3. An explanation of how the interface circuit works.
- 4. Operating Instructions The sequence of events necessary to control the PC-100A.
- 5. Schematic of PC-100A.

PC-100A I/O REQUIREMENTS

- CLOCK 1 A two-phase, non-overlapping clock (\emptyset , 1) and (\emptyset , 2) as described by Figure 1 is required so both systems operate at the same rate.
- The system was designed to operate by instruction cycles. An instruction cycle is 16 clock periods. Each clock period is defined as a State Time. S_0 thru $S_{15} = 1$ instruction cycle. Both systems must keep their State limes in sync; therefore, the PC-100A will set (S_0) as the first clock after a falling edge on IDLE. The controlling system must generate a falling edge on the IDLE line each time it reaches its State Time Zero (S_0) . Thus, the two systems will remain in sync.
- EXT is a serial stream of 16 bits of data. Only S₃ thru S₅ are used as data to establish the desired character. The other bits are Don't-Care conditions.
- IRG is a serial stream of 16 bits of data. S₃ thru S₁₅ are used as data to establish the desired operation to be performed. S₀ thru S₂ are Don't-Care conditions. Each bit is clocked onto IRG by Ø1 and is clocked into the PC-100A by Ø2.
- A status line called BUSY is provided in order that peripherals can communicate various levels of activity to the calculator. This BUSY line is common to many peripherals and thus each unit lets the line float when not active. A peripheral can indicate an active status by calling the BUSY line to $V_{\rm SS}$ (there is a pull down to $V_{\rm CD}$ in the calculator).

CONTROLLING MACHINE I/O REQUIREMENTS HEREAFTER REFERRED TO AS A MICRO PROCESSOR OR µP

This is an output from the interface CKT which is monitoring the PC-100A's activity. This line must be monitored by the micro-processor. If it is a logic "1," no load pulse is allowed. When a logic "0" is detected, this is the signal that the PC-100A has completed its last command and it is ready for the next command.

- When the uP is ready to load data and the BUSY line is at logic "O," the uP must generate a rising edge on the load line. This clocks the six bits of data and the two control bits into the holding registers of the interface CKT. The uP is now free to assemble new data. Data and control bits only need to be valid during the rising edge of LOAD.
- DATA 3 Data is a six bit wide parallel Bus. Six bits are required for each character that is to be printed. Six bits allows 64 possible combinations. See Table I for the code to produce each of the 64 alpha-numeric characters.
- CONTROL 4 Control is a two bit wide parallel Bus. Two bits allows 4 possible combinations. See Table III for the code to execute each of the 4 operations.

Note: All μP I/O must be TTL levels, positive logic.

INTERFACE CIRCUIT

- 1. VOLTAGE REQUIREMENTS are ±5V and ±16V. All chips have VCC = ±5V. Only the open collector buffer (SN7417), pull up resistors use ±16V. The level translation, TTL to MOS, is accomplished because the PC100A ground reference was designed to float. The MOS GND. (VSS) is connected directly to the ±16V line of the interface circuit.
- 2. CLOCK The Biphase clock is generated by an oscillator and a monostable multiviprator alternately gated by a Flip Flop. The period should be adjusted to be between 2.2 µsec and 2.8 µsec. The 1K pot adjusts the period (see schematic).

Note: The higher the frequency, the faster the response time but the print incensity suffers.

The pulse width (Tpw) should be adjusted, by the 10K pot, to 1 μ sec minimum. Maximum will be determined by frequency and (T_{SW}). Switchist Time (T_{SW}) must be 800 N sec. minimum. (T_{SW}) is what is left over after $4(T_{RC}) \div 2(T_{PW})$'s are taken out of two periods. See Figure 1.

Note: If frequency limits are exceeded significantly, one can't meet the T_{PW} and T_{SW} specifications and some of the MOS will malfunction.

3. PROM - Program the PROM per Table II. This contains the IRG instructions and timing events. The PROM is a 256 x 4 bit (SN74S287) PROM. An instruction cycle formats it into 16 words of 16 bits duration, 4 bits wide. The 4 bits are used as serial data streams y₁ thru y₄. Y₃ contains the IRG codes. Y₂ causes a step command to be executed when appropriate. Y₄ loads the EXT data at State Time 3 (S₃) on character load command only. Y₁ clears BUSY line at S₁₅ for clear and load commands.

instruction cycle - The (SN74293) is used as a divide-by-16 counter. It establishes the chip synchronization pulse on IDLE and steps the PROM through 16 addresses each instruction cycle.

OPERATING INSTRUCTIONS

A 16 bit code will come in serially on the IRG line. One of the six possible commands will be executed. Five of the commands are utilized by the interface processor and are listed on Table IV. Four of these five commands are determined externally by the two bit wide control BUS; the other command (Step) is automatically executed after a paper advance and after a print command. These five codes are generated by the PROM (SN74S287) in the interface circuit.

On a load character command, a 16 bit code will come in serially on the EKT line and one of the 64 possible alpha-numeric characters will be stored in the print register.

Characters are stored from right to left. As each character is stored, the pointer will move one position to the left. If more than 20 characters are entered consecutively, the pointer will wrap around to Position like and store over the previously stored character. See Table I for the character codes. The interface circuit takes 6 bits from the six bit wide parallel data BUS and inserts the seventh (MSB) bit into the serial cata stream going to EXT.

The following is an explanation of the events for a typical load/print sequence. This sequence normally will be repeated for each line printed.

The first command should be control code 10. This clear command will store blanks in all 20 positions and set the pointer to the extreme right cosition.

The next command will be to enter the desired characters in the print register. Control code 01 loads the character and moves the pointer left to the next position. If a space is desired, load a blank. As previously loted, no more than 20 consecutive load character commands should be executed.

The next command will be to print the contents of the print register. Destrol code 11 will print the entire line. The contents of the print register are not altered.

The last command of the sequence is to advance the paper. Control code 30 will advance the paper 3/7ths of the height of the printed line.

Note: Control code 00 can be executed from the PC-100A's front panel but the distance the paper will advance will be proportional to the time the button is held down.

See Table III for the approximate times required to execute these four commands.

See Table V for a typical load/print sequence. Study it to understand the significance of a right justified print register.

CHARACTER CODES

TABLE I

HEX CODE (SIX BITS)	EXT CODE S ₉ S ₃ MSB LSB	CHARACTER PRINTED	HEX CODE (SIX BITS)	EXT CODE S ₉ S ₃ MSB LSB	CHARACTER PRINTED
00	0000000	(blank)	20	0100000	•
01	0000001	0	21	0100001	U
02	0000010	1	22	0100010	V
03	0000011	2	23	0100011	W
04	0000100	3	24	0100100	Х
05	-0000101	4	25 .	0190101	Υ .
05	0000110	5	26	0100110	Z
07	0000111	6	27	0100111	+
08	0001000	7	23	0101000	×
09	0001001	8	29	0101001	*
0A	0001010	9	2A	0101010	Ė
60	0001011	Α	28	0101011	11
00	0601100	В	2C	0101100	e .
OB	0001101	C	2 D	0101101	<u> </u>
55	0001110	Đ	2E	0101110)
C =	0001111	Ε	2F	0101111	•
10	0010000	-	30	0110000	†
11	0010001	۶	31	0110001	%
12	0010010	G	32	0110010	;
13	0010011	Н	3 3	0110011	
14	0010100	I	34	0110100	=.
15	0010101	J	35	0110101	•
15	0010110	K	36	0110110	×
17	0010111	L	37	0110111	5 <u>X</u>
18	0011000	М	38	0111000	
19	0011001	. N	39	0111001	?
1A	0011010	0	3A	0111010	÷
18	0011011	Р	3 B	0111011	Ŷ
10	0011100	Q	3C	0 111100	· II
1D .	0011101	R	3D	0111101	<i>î</i> .
15	0011110	\$.	3E	0111110	π
1F	0011111	T	3F	0111111	. Σ


TABLE II

		Y ₁	Y ₂	Y ₃	Y 4		Y 1	Y ₂	^Y 3	Y ₄		<u>Y</u> 1	Y 2	, 3	ΥĄ
00 → 7	7 F	0	1 250 AI	0 DVANCE	1			CLE	A R				STE)	
<u> </u>	٠.	0	1	0	1	ΑO	0	1	0	1	CO	1	1	0	1
S.		0	1	0	1	1	0	1	0	1	1	1	1	0	1
	2	<u>0</u>	1	0	1	2	0	1	0	1	2	1	1	0	1
	3	0	1	0	1	3	0	1	0	1	3	1	1	0	1
		0	1	0	1	4	0	1	0	1	4	1	1	0	1.
	5	ე ე	1	0	1	5	0	1	0	1	5	1	1	0	1
	3	0	1	1	1	6	0	1	1	1	6	1	1	1	1
		0	1	1	1	7	0	1	0	1	7	1	1	1	1
	,	Ū	1	1	· <u>1</u>	8	0	1	0	1	8	1	1	0	1
	-' - 5	Š	1	0	1	9	0	1	0	1	9	1	1	0	1
;		0	1	1	1	A	0	1	1	1	. A	1	1	1 .	1
		0	1	0	1	В	0	1	0	1	В	1	1	0	1
		0	1	1	1	C	0	1	1	1	C	1	1	1	1
		- - -	1	0	1	D	0	1	0	1	D	1	1	0	1
		G G	1	1	1	E	0	1	1	1	E	1	1	1	1
66		ĵ	0	0	1	AF	1	1	0	1	CF	1	1	0	1
		LOAD		RACTER	-		•	PRI		-	DO→EF	1	1	1	1
90		û	1	0	1	50	0	1	0	1		_	STE		_
3		0	1	0	1	.1	0	1	0	1	FO	1	1	0	1
2		Э	1	0	1	. 2	0	1	0	1	1	1	1	0	1
3	5	Ũ	1	0	O	3	0	1	0	1	2	1	1	0	1
4		G	1	0	1	4	0	1	0	1	3	1	1	0	1
5		С	1	0	1	5	0	1	0	1	4	1	1	0	1
6		0	1	1	1	6	0	1	1	1	5	1	1	0	1
7		0	1	0	1	7	0	1	0	1	6	1	1	1	1
8	3	0	1.	1	1	8	0	1	1	1	7	1	1	1	1
. 9		0	1	· 1	1	9	0	1	0	1	8	1.	i	0	1
A		0	1	0	1	Α	Ó	1	1	1	9	1	1	0	. 1
5	3	0	1	0	1	В	0	1	0	1	А	1.	1	1	1
. 0		0	1	1	1	С	0	1	1	1	В	1	1	0	1
D)	0	1	0	1	D	0	1	0	1	С	1	1	1	1
E		0	1	1	1	E	0	1	1	1	D	1	1	0	1
9F		1	1	0	1	BF	0	0	0	1	E	1	1	1	1
											FF	1	1	0	1

CONTROL CODE MS8 LSB	EXPLANATION	TIME TO EXECUTE
10	Clears the print buffer. Data = Don't Care	ابر 170
01	Loads a character (defined by the DATA inputs) into the line buffer.	170 µs
11	Prints the buffer contents. Data = Don't Care	300 ms
00	Inititates a single paper advance which is 3/7ths character height. Data = Don't Care	100 ms

FIGURE I

CLOCK SPECIFICATIONS



Instruction ReGister (IRG)
TABLE IV


INSTRUCTION MNEMONIC	INSTRUCTION CODES															
	S ₁₅	S ₁₄	S ₁₃	s ₁₂	s ₁₁	s ₁₀	S ₉	s ₈	s ₇	s ₆	S ₅	S ₄	s ₃	s_2	s_1	s_0
LOAD CHARACTER	0	1	0	1	0	0	1	1	0	1	0	0	0	0	0	0
CLEAR	0	1	O	1	0	1	0	0	0	1	0	0	0	0	0	0
STEP	0	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0
PRINT	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0
PAPER ADVANCE	0	1	0	1	0	1	0	1	1	1	0	0	0	0	Ω	0


An example of a typical load - print sequence is shown below:


	THE	SIN	I O F	3 7	a F	G I	SI
Desired	LillL						
Outro				1	5		
Outpus					<u> </u>		

Note: Generate LOAD If and only If Busy = 0

	DATA MSB LSB	CONTROL MSB LSB	LOAD .	RE	SULTS	
	000000	1 0		CLEARS RE	GISTER	
	011110	0 1	11	LOADS CHA	RACTER	S
	010100	0 1	ii .	11	11	1
	000000	0 1	U	H	1į	BLANK
	010010	0 1	h .	H	II	G
	001111	0 1	11	tı	II	E
	001110	0 1	н	n	14	D
	000000	0 1	II	n	f 1	BLANK
	000001	0 1	11	н	H	0 .
	000100	0 1	н	n	11	3
	000000	0 1	ri .	н	ŧì	BLANK
¢	010001	0 1	11	n	It	F
	011313	0 1	н	£1	11	0
	000000	0 1	11	ti.	13	BLANK
	011001	0 1	ii .	n	li .	N
,	010100	0 :	11	11	n .	1
	011113	0 1	H	11	tt.	S
	0.000	0 1	11	11	II	BLANK
	001111	0 1	n	n	11	Ε
	010011	0 1	11	H	31	Н
	011111	0 1	H	11	11	T
	XXXXXX	1 1	11	PRINTS LI	NE	
	XXXXXX	0 0	n	ADVANCES	PAPER	
NEXT	XXXXXX	1 0	11	CLEARS RE	GISTER	
SEQUENCE	000000	0 1	11	LOADS CHA	RACTER	BLANK
	000000	0 1	н ·	n	B	**
	000000	0 1	H	n	11	1t
	000000	0 1	н	tt	it	ti
	000110	0 1	u	11	tı	5
	100000	0 1	п	11	**	
	000001	0 1	н .	11	11	0
	XXXXXX	1 1	II	PRINTS LI	NE	
	XXXXXX	0 0	n	ADVANCES	PAPER	









TEXAS INSTRUMENTS

INCORPORATED

POST OFFICE BOX 10508 • LUBBOCK, TEXAS 79408

Consumer Products Operations

August 28, 1978

PACESETTER SYSTEMS 12740 San Fernando Road Fylmar, California 91542

Attention: Mr. John Poore

Dear Sir:

Please find attached the interface communications document for the Texas Instruments PC-ICCA print cradle. This information is intended for your use only, and Texas Instruments shall not be liable for any incidental or consequential cost, expenses, or damages incurred through use of this information.

The warranties on Texas Instruments products shall not be enlarged, diminished, or affected by, and no obligation or liability shall arise or grow out of the rendering of this information to you by Texas Instruments. Please be advised that any modification or alteration, or damage caused by attempted modification or alteration of a Texas Instruments product is not within the scope of the standard warranty on that product, and any repair of such damaged or modified equipment will be in accordance with normal out-of-warranty repair charges and may also result in the equipment being restored to an as-manufactured condition as a part of the repair action. Also, please note that Texas Instruments reserves the right to change, alter, or discontinue products without notification.

I am sure that proper use of this information, in the spirit in which it is given, will help you better utilize your equipment.

sincerely

Dan J. Erzone) Product Manager

Programmable Calculators

DJE:pn Attachment

TEXAS INSTRUMENTS FC 100

INTERFACE DESCRIPTION

TEXAS INSTRUMENTS INCORPORATED

CALCULATOR PRODUCTS DIVISION

DALLAS, TEXAS

SEPTEMBER 30, 1976

The Texas Instruments FC 100 Print Cradle can be interfaced to mini/micro computer systems to provide low cost alphanumenic 20 column thermal print capability. The interface described herein allows a wide range of microprocessors to be interfaced to the print cradle with a minimum of additional hardware.

The interface talks to the processor by way of a six bit wide data bus, (DATA) a two bit wide bus (CONTROL), aload line (LOAD) and a status (BUSY) line. The interface loads the contents of Control and Data when the processor signals with a rising edge on LOAD. Busy is generated by the interface to communicate its operational status to the processor. When the processor signals the interface with a LOAD, Busy is switched high, and the data bus and control bus from the processor must remain valid until Busy goes low. The twenty print characters are loaded into the interface sequentially, from right to left, and then the entire line is printed. Prior to loading and printing a line the interface must be cleared by the processor. When the interface is cleared it loads blanks into the print buffer, therefore any positions not loaded by the processor will be blanks (i.e., if less than twenty characters are loaded the interface loads the excess over the beginning positions. The data bus and control bus are defined below.

Control Code	Explanation
00 .	Initiates a single paper advance which is approximately half a print line. Data = don't cares
01	Entens a character (defined by the data bus) into the line buffer.
10	Clears the print buffer. Data = don't cares
11	Print the buffer contents. Data = don't cares

The power supply voltages required by the interface are +5 and +16 as indicated on the schematics.

		Y	Y 2	¥ 3	Y
	00 + 75	0	1	O	1
pap adv	80	0	1	0	1
•	1	0	1	0	1
	2	0	1	0	1
	3	0	1	0	1
	4	0	1	0	1
	5	0	1	0	1
	6	0	1	1	1
	7	0.	1	1	1
	8	0	. 1	1	1
	9	0	1	0	1
	Α	0	1	1	1
	В	0	1	0	1
	С.	0	1	1	1
	D	0	1	0	1
	Ε	0	1	1	1
•	F	0	1	0	1
load char	90	0	1	0	· 1
	1	0	1	0	1 -
	2	0	1	0	. 1
	3	0	1	0	0
	4	0	1	0	1
	5 .	0	1	0	1
	6	0	1	1	1
•	7	0	1	0	1
	8	0	1	1	1
	9	0	1	1	1
	Α,	0	1	0	1
	В	0	1	0	1
	С	0	1	1	1
<i>!•</i>	D	0	1	. 0	1
	E	0	1	1	1
	F	1	l	0	1


		Y 1	Y 2	Y 3	Y
clr	ΛΟ	О	1	0	1
	1	0	1	0	1
	2	. 0	1	0	. 1
	3	0	1	0	1
	4	0	1	0	1
	5	0	1	0 .	1
	6	0	1	1	1
	7	0	1	0	1
	8	0	. 1	0	1
	9	0	1	0.	1
•	А	0	1	1	1
	В	0	1	0	1
	С	0	1	1	1
•	D .	0	1	0	1
	Ε	0	. 1	1	1
•	F	1	1	0	1
				_	_
print .	80	0	1	0	1
	1	0	1	0	- 1
	2	0	1	0	1
	3	0	1	0	1
	4	0	1	0	1
	. 5	0	1	0	1
	6	0	1	1	1
	7	0	1	0	1
	. 8	0	1	1	1
	9	0	1	0	1
	A	0	1 .		1
	В	0	1	0	1
	C	0	1	1	1
	D	0	1	0	1
,	Ε	0	1	1 -	1

-4.

F 0 0 0 1

	Y_1_	Y 2	λ, 3	<u>Y</u> <u>4</u>
CO	1	1	0	1
1	1	1	0	1
2	1	1	0	1
3	1	i	0	1
4	1	1	ŋ	1
5	1	1	0	1
6	1	1	1	1
7	1	1	1	1
8	1	1	0	1
3	1	1	0	1
Α	1	1	1	1
В	1	1	0	1
C	1	1	1	1
D .	1	1	0	1
E	1	1	1	1
F	1	1	0	1
DO - DF	1	1	1	1
F O	1	1	Ŋ	1
1	1	1	0	1
2	1	1	0	1
3	1	1	0	1
4	1	1	0	1
5	1	1	Ŋ	1
6	1	1	1	1
7	1	ì	1	1
8	1	1	0	1
9	1	1	0	1
- A	1	1	1	1
В .	• 1	1	n	1
C	1	1	1	. 1
D	1	1	. 0	1
E	1	1	1	. 1
F	1	1	ŋ	1

EXT CODE	CHARACTER PRINTED	EXT CODE	CHARACTER PRINTED
Sa Sa		S ₃ S ₃	
econoco	(blank)	0100011	₩
0000001	0	0100100	Х
0000010	1	0100101	Y
0500011	2	0100110	Z
0000100	3	0100111	+
0000101	4	0101000	. X
00000110	5 .	0101001	*
0000111	6	0101010	✓
0001000	7	0101011	77
0001001	. B	0101100	· e
C001010	9	0101101	(
0001011	A	0101110)
0001100	23	0101111	,
0001101	. С	0110000	†
0001110	. D	0110901	% ∵
0001111	. E	0110010	<i>‡</i>
0010000	-	0110011	· /
0010001	. F	0110109	=
C010010	G	0110101	,
0010011	. Н	0110110	χ
0010100	I	0110111	X
0010101	· J	0111000	2
0010110	K	0111001	?
0010111	<u>L</u>	0111010	? ? !
(011000	11	0111011	!
0011001), if	0111100	11
0011010	U	0111101	Δ
0011011	ŗ.	0111110	TI
0011100	Q	0111111	Σ
0011101	n S		
0011110	5	•	
C311111	Ī	•	•
0100000			
0100001	fi		
0100010	٧		



EXTERNAL COMMUNICATIONS

FOR THE SR-52/56 CALCULATORS

TEXAS INSTRUMENTS INCORPORATED

CALCULATOR PRODUCTS DIVISION

DALLAS, TEXAS

SEPTEMBER 27, 1976

GENERAL:

Signal description (for exact voltage ranges and timing, consult 0500 family spec.)

VOLTAGE:

VSS = OV; system GND and logic level "1" VDD = -10V and is logic "0" VGG = -16V.

CLOCKS:

A two phase non-overlaping clock is used throughout the system; labeled $\phi 1$, $\phi 2$. The clocks are negative pulses from VSS to VGG of approximately lus pulse width and 20% duty cycle as shown in Figure 1. The negative transition is therefore the "leading edge" of the clock.

Internally these clocks are further divided into 16 state times, So - S15, each representing a full cycle of the clocks, i.e., from leading edge of ϕ 1 to the leading edge of the next ϕ 1. A full cycle of state times is defined as an instruction cycle, approximately 80 µsec long. See Figure 1.

SYNCHRONIZATION:

The various calculator chips and external devices must be in sync, i.e., in the same state time in order to communicate. This function is provided by the ITLE signal, an output from the calculator. IDLE is a logic level signal, i.e., it switches between VSS and VDD. The negative transition of IDLE (VSS + VDD) sets the leading edge of SO as shown in Figure 1. When the positive transition of IDLE occurs at S1 (leading edge) and remains high (VSS) until SO the calculator is in the calculate mode. When IDLE occurs at the leading edge of S15 the calculator is in the display mode and is scanning the keyboard.

Thus any external device wishing to communicate with the calculator must monitor the negative transition of IDLE and set its state time counter accordingly. Any external device wishing to control a calculator periphenal (like the P.C. 100) must provide a negative transition on IDLE (an input to peripherals) every 16th ol.

INSTRUCTIONS:

All calculator instructions are transmitted serially on the IRG line. Each instruction is 16 bits long, one per state time. Each bit is clocked onto IRG at $\phi 1$ and devices monitoring IRG clock it in with $\phi 2$. IRG bits at state times 50 thru. S2 are don't cares. The LSB is clocked onto IRG at S3 and the MSB at S15. IRG is a logic level signal.

DATA:

Data is transmitted between calculator chips and from the calculator to peripherals on the EXT line. EXT is a logic level signal with one bit of data each state time. S3 thru S9 are the state times when data is sent to most peripherals. The LS8 is sent during S3 and the MSB during S9.

STATUS:

A status line called BUSY is provided in order that peripherals can communicate various levels of activity to the calculator. This BUSY line is common to many peripherals and thus each unit lets the line float when not active. A peripheral can indicate an active status by pulling the BUSY line to V_{SS} (there is a pull down to V_{DD} in the calculator).

Print Cradle Communications

The PC 100 is provided with a 14 contact connector for interface to the calculator. Figure 2 shows the pin assignments of this connector. The PC 100 recognizes six distinct instructions on IRG. These instructions enable the print buffer to be cleared or loaded, a line of loaded characters to be printed and a paper advance to be actuated. The data on EXT (S3 - S9) is clocked into a shift register each instruction cycle and selectively loaded into a memory upon appropriate IRG command. When the printer decodes a Clear command the print buffer is set to all zeros (blanks on printout) and the character load pointer is set on the right most position. When the first LOAD command is decoded, the data from EXT is loaded into the right most print position of the memory and the character load pointer is moved one position to the left. Each character load command received thereafter loads the current EXT into the memory and moves the character load pointer one position left. If this sequence is repeated for more than 20 character loads, the pointer wraps around to the initial position and the right most character is written over. A full twenty characters can be loaded by this character load sequence and subsequetly printed. When the left most character in the desired output has been loaced no further character loads are required; the Clear instruction leaded the entire memory with the code for a blank. The Print instruction causes the PC 100 to initiate printing of the current contents of the memory. The Paper Advance command will cause the paper to advance one half a line. The Step command has two distinct functions. If Step is decoded during the character load sequence it moves the pointer one position left and leaves the memory unchanged (if a Clear was used to begin the sequence a blank will be in the memory) regardless of the code on EXT. The second function of the Step command occurs when the PC 100 is printing a line, i.e., in a print cycle. During a print cycle the Step command causes the PC 100 to pull the BUSY status line to Vss at S2 of the instruction cycle following the Step command. A loop is used by the processor controlling the PC 100 to find when the print or paper advance sequence is finished. The FUNCTION command causes the $\rm EXT$ code to be converted by the PC 100 into three character codes for easy loading of often used alpha strings like SIN, COS, PRT etc.,. There are forty fixed three character codes available as shown in Figure 3. The character load pointer is moved over three places by the FUNCTION command. This instruction should only be used in the right most positions of the printout.

The codes for the instructions and the codes for the 64 possible characters are shown in Figures 4 and 5.

An example of a typical load - print sequence is shown below:

Desired Output 0.5


Note: Each line represents one instruction cycle.


IRG .		E)	(T
CLEAR		X	CODE
X LOAD		ζ	CODE
X			CODE
LOAD		Ī	CODE
STEP		X	
X			CODE
LOAD.	•	G	CODE
X		Ē	CODE
LOAD			CODE
X		D	CODE
LOAD STEP	•	X	CODE
X			CODE
LOAD .			CODE
X		3	CODE
LOAD		3	CDOE
STEP		X	
X			CODE
LOAD X		F	CODE
LOAD		-0	
STEP		X	CODL
X		Ñ	CODE
LOAD			CODE
Σ		I	CODE
LOAD		I	CODE
Χ .		S	CODE
LOAD STEP		Ş	CODE
X		X E	CODE
LOAD		Ë	CODE
У.			CODE
LOAD			CODE
X		T	
LOAD		T	CODE

EXT IRG PRINT STEP IF BUSY = 1-Χ BUSY = 0 -CLEAR PAPER ADVANCE STEP IF BUSY = 1 χ CLEAR BUSY = 0 -PAPER ADVANCE STEP BUSY = 1 χ CLEAR BUSY = 0 ---**STEP** STEP STEP STEP χ LOAD. χ CODE CODE LOAD O CODE O CODE X X X χ LOAD PRINT STEP BUSY = 1 χ CLEAR BUSY = 0 -

Calculator Communication

The calculator may be adapted to drive other peripherals by interfacing to the print crade connections in the battery pack. The calculator can be programmed to calculate data intended for a peripheral and then a PRT key actuated to transfer the contents of the display and possible function trailer over the battery pack connector to the external device. With knowledge of the PC 100 communications lines described earlier the peripheral designer can decode appropriate instructions and data for his specific use. For the calculator to send this data it must percieve a proper connection to the PC 100. The allusion of a proper connection can be created by the diode between pins 5 and 2 of the battery pack connector as shown below.





* STATE TIME DEF

· Notes:


1. Character Data must be present at EXT for the entire state time as follows:


LSB	53
53	\$3 \$5 \$5 \$5
D3	\$5
D4	\$5
D5	S7
55	Sa
MSE	Sg Sg

2. Instruction Word data must be present at IRG for the entire state time as follows:

LSB S3 MSB S15

Figure 1





- * Involved with PC 100 PRINT, PAPER ADVANCE, TRACE KEYS
- 1 Battery voltage is applied to the calculator through these large contacts.

Figure 2

FUNCTION CODES FIGURE 3

EXT COIT (BIT PATTERN)		PRINTED CHARACTERS
S ₉ 1 S ₃	7 x 3 (4402)	EST HEX
1 1 1 1 1 0 0 0 0 1 0 0 0 1	7c(Hey)	179 IF 11
1010111	57 56	127 SIN — 57 126 COS — 54
1011101	5 D	185 TAN 5 D
1100001		151 E + 69 -
1100110		147 STO 66 150 RCL 68
1 0 1 0 0 1 1 1 1 0 1 0 0 0 1		123 PRM — 53
0 1 1 1 1 0 0 0 0 1 1 1 1 0 1		074 /X3 D
0 0 1 0 0 1 0 0 0 1 0 0 1 1		E12 - 12
0010110		023 +
0 0 1 0 1 1 1 0 0 0 1 1 0 1 0		027 × /Y - 17
0 0 1 1 0 1 1 0 1 0 1 0 0 0 0 1	· .	013 Y X 18 CHI CLR 21
0100010	•	OFF DPT - 12
0 1 0 0 1 1 1 0 0 1 0 0 1 1 0		046 CE -26
0101101		05 EE2d
0110011		063 x 2
1010100		124 % 54
1100111		147 1 67 160 ERR - 70
1 1 1 0 0 0 1 1 1 1 0 0 1 0	•	161 (7/
1 1 1 0 0 1 1 1 1 1 0 1 0 0		163 LRN- 73 164 RUN- 74
1 1 1 0 1 1 0 1 1 1 1 0 0 0		166 HLT 76 170 STP 78
1111010		172 GTO 7 A
0000131		00E SN 0 B
5 17 1 1 1 1 2 1 1 1 1 2 2		015 xm 0 A
		114 FD 40

INSTRUCTION CODES

INSTRUCTION

MNEMONIC				5,2													
LOAD	0	1	0	1	0	0	1	1 }	0	1	0	0 \	0	Х	X	χ	5390 (5397)
FUNCTION	0	1	0	1	0	0	1	1	1	1	0	0	0	Χ	Χ	χ	5360 (5367
CLEAR	0	1	0	1	0	1	0	Ò	0	1	0	0	0	χ	χ	χ	5 4 4 0 (5447
STEP			,														54 LOC54C7
PRINT																	5 5 4 0 (5547
PAPER ADV	С	1	0	1	0	1	0	1	1	1	0	0	0	χ	χ	X	55 60 (550

Figure 4

CHARACTER CODES

EXT CODE (21 Server)	CHARACTER PRINTED	EXT CODE (BIT SHITTED)	CHARACTER PRINTED
S, S, 0003000 0000010 0000010 0000101 0000101 0000101 0000101 0000101 0000111 0000101 0001010 000000	(b) (b) (b) (b) (c) (c) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	S, S ₃ 0100311 0100103 0100101 0100110 0100111 0101000 0101011 0101100 0101111 0110000 0110011 0110101 011011	WXYZ+ x * √ x e () , ↑ % \$ / = , x x 2 ? ÷! II △ II Σ 13 44 50 51 52 53 55 56 70 612 614 615 6170 71 72 77 75 75 77 75 75 77 75 75 77 77 77 77