
# Computer Organization


HW2 Single-Cycle Processor Report

## **Architecture Diagrams**


**ALU** Control



Single-Cycle Processor



### Main Control



### **Experimental Results**

### Wave Forms

		22,955 ns
Name	Value	றமை நடிகள் அடிகள் அடிகள் நடிகள் நடிகள் நடிகள் நடிகள் நடிகள் நடிகள்
¼ clk	1	
¼ rstn	1	
> 😻 a]	00000000,a1140000,00000	, (1990), (199
> <b>W</b> an	00,11,45,14,f1,91,98,10,00,	, 0,11,45,14,41,91,90,10,11,45,14,11,91,90,10,00,00,00,00,00,00,00,00,00,00,00,00
> 164 r]	00000000,00000000,000000	(-X-Xon Xanima), Xon Xanima), Xaniman xanima, xanima, xanima, Xon Xanima, Xon Xanima, xanima, Xon Xani
> <b>₩</b> i]	03,9c,48,20,03,89,50,22,01,	ு ஒ. 48.அ.ரு. 9. அ.ஜ.ரு. 9. அ.ஜ.ரு. 9. மு. அ.ரு. 6. 18.ஆ.ரு. 6. மு. 9. மு. 9. மு. 9. இ. இ. மு. அ.ரு. இ.
> <b>W</b> da	00,11,45,14,f1,91,98,10,00,	്രാവ, 45, 14, 11, 19, 19, 10, 00, 00, 00, 00, 00, 00, 00, 00, 00
> 😻 N]	00000003	, amount
> 🐯 Tl	00000064	000004
> 16# T]	00000400	отоно
> 😻 T]	00400000	000000
> 😻 D]	00000400	0000000

### Extra text case

```
lui $t0, 0x1000
                                # Load upper immediate to set upper 16 bits of $t0 to 0x1000
lw $t1, hun
                                # Load word from memory at address hun into $11
ori $t2, $t1, 0xFF
                                # Bitwise OR immediate to set $t2 with value of $t1 OR 0xFF
slt $t3, $t1, $t2
                                # Set less than to compare $11 and $12, result stored in $13
                                # Jump to the loop label
j loop
lw $t4, hah
                                # Store word from $t4 into memory at address $gp + 8
sw $t4, 8($gp)
or $t7, $zero, $gp
                                # should not execute
lw $t6, 0($gp)
                                # should not execute
```

Creating a new 1.s file with these instructions and I simply want to check out whether "lui", "lw", "ori", "slt", "j", "sw" work.

### **Answer Questions**

### 1. When does write to register/memory happen during the clock cycle?

#### How about read?

a. Write to Register/Memory:

Write operations typically occur on the positive edge (always @(posedge clk & rstn).) of the clock signal.

b. Read from Register/Memory:

Read operations can occur asynchronously, meaning they can happen at any time without being synchronized to the clock signal.

#### 2. Translate:

```
• blt
        slt $at, $t0, $t1
        bne $at, $zero, b_target
• bgt
        slt $at, $t0, $t1
        bne $at, $zero, target_label
• ble
```

slt \$at, \$t0, \$t1 beq \$at, \$zero, b\_target

• bge

slt \$at, \$t0, \$t1 beq \$at, \$zero, b\_target

#### 3. Infinite Loop

loop: beg \$zero, \$zero, loop

#### 4. Jump to next block

addi \$ra, \$ra, 0x1000 // assuming a block is 4096bytes, \$t0 stores next block address j label

label: // label locates in the former line of next memory block( last line in current one )

#### 5. Why Single-Cycle implementation is not used today.

- Long Clock Cycles: Single-cycle designs have long clock cycles, inefficiently treating all instructions equally and resulting in slower overall performance., which indicates the waste of clock cycles: Shorter instructions finish early, leading to wasted clock cycles as the processor idles until the next cycle begins.
- Complexity of Control Logic: Managing all instructions within a single clock cycle requires complex control logic, which becomes larger and more intricate as the instruction set grows.
- **Pipelining Difficulty**: Single-cycle designs are not easily pipelined due to their unitary nature, making it challenging to overlap instruction execution stages efficiently.
- Inefficient Area and Power Usage: Complex control logic increases chip area and power consumption compared to more modern designs, impacting efficiency and costeffectiveness.