

UCC28950 600W Phase Shifted Full Bridge Design Review/Application Report
Texas Instruments
Michael O'Loughlin
6/9/2011

Introduction:

In high power server applications to meet high efficiency and green standards some power supply designers have found it easier to use a phase shifted full bridge converter. This is because the phase shifted full bridge can obtain zero voltage switching on the primary side of the converter reducing switching losses and increasing overall efficiency. The purpose of this application report is to review the design of 600W phase shifted full bridge converter for one of these power systems, using TI's new UCC28950 phase shifted full bridge controller and was based on typical values. In a production design the values need to be modified for worst case conditions. Hopefully this information will aid other power supply designers in their efforts to design an efficient phase shifted full bridge converter.


Note this Mathcad file can be modified to support individual design requirements.

MathCAD File:

Design Specifications:

Description			
Input Voltage		Output Voltage	
$V_{inmin} := 370\text{V}$	Minimum	$V_{out} := 12\text{V}$	Typical
$V_{in} := 390\text{V}$	Typical	Full Load Efficiency	
$V_{inmax} := 410\text{V}$	Maximum	$\eta_1 := 93\%$	Minimum
Output Power		Inductor Switching Frequency	
$P_{out} := 600\text{W}$	Maximum	$f_s := 200 \cdot 10^3\text{Hz}$	Typical
Allowable Output Voltage Transient for 90% Load Step			
$V_{tran} := 0.6\text{V}$	Typical		

Functional Schematic:



Power Budget:

To meet the efficiency goal a power budget needs to be set.

Figure 1

Preliminary Transformer Calculations (T1):

Transformer Turns Ratio (a1):

$$\eta_1 = \frac{P_{out}}{P_{out} + PBudget}$$

$$PBudget := P_{out} \cdot \frac{1 - \eta_1}{\eta_1}$$

$$PBudget = 45.161 \text{ W}$$

Estimated FET voltage drop (V_{RDSON}):

Select transformer turns based on 70% duty cycle (D_{MAX}) at minimum specified input voltage.
This will give some room for dropout if a PFC front end is used.

$$a1 = \frac{N_p}{N_s} = \frac{V_p}{V_s} = \frac{I_s}{I_p}$$

$$Vrdson := 0.3V$$

Care needs to be taken in selecting *a transformer with the correct amount of magnetizing inductance (L_{MAG})*. The following equations calculate the minimum magnetizing inductance of the primary of the transformer (T1) to ensure the converter operates in current mode control. If L_{MAG} is too small the magnetizing current could cause the converter to operate in voltage mode control instead of peak current mode control. This is because the magnetizing current is too large it will act as a PWM ramp swamping out the current sense signal across R_S .

$$Dmax := 70\%$$

Calculated typical duty cycle (D_{TYP}) based on average input voltage.

$$a1 := \frac{Dmax \cdot (Vinmin - 2 \cdot Vrdson)}{Vout + Vrdson}$$

$$a1 = 21.023$$

Turns ratio rounded to the nearest hole turn

$$\underline{a1} := 21$$

$$Dtyp := \frac{(Vout + Vrdson) \cdot a1}{Vin - 2 \cdot Vrdson}$$

$$Dtyp = 0.663$$

Figure 2 shows T1 primary current ($I_{PRIMARY}$) and synchronous rectifiers QE (I_{QE}) and QF (I_{QF}) currents with respect to the synchronous rectifier gate drive currents. Note that I_{QE} and I_{QF} are also T1's secondary winding currents as well. Variable D is the converters duty cycle.


$$dILout := \frac{Pout \cdot 0.2}{Vout}$$

$$dILout = 10A$$

Output Inductor to be designed for 20% Inductor Ripple Current

$$Lmag := \frac{Vin \cdot (1 - Dtyp)}{\frac{dILout \cdot 0.5}{a1} \cdot fs}$$

$$Lmag = 2.757 \times 10^{-3} H$$



Secondary RMS current (I_{SRMS1}) when energy is being delivered to the secondary:

Calculate T1 Secondary RMS Current(I_{SRMS})

Secondary RMS current I_{SRMS2} when current is circulating through the transformer when QE and QF are both on.

$$I_{ps} := \frac{P_{out}}{V_{out}} + \frac{dI_{Lout}}{2}$$

$$I_{ms} := \frac{P_{out}}{V_{out}} - \frac{dI_{Lout}}{2}$$

$$I_{ms2} := I_{ps} - \frac{dI_{Lout}}{2}$$

$$I_{ps} = 55 \text{ A} \quad I_{ms} = 45 \text{ A} \quad I_{ms2} = 50 \text{ A}$$

Secondary RMS current (I_{SRMS3}) caused by the negative current in the opposing winding during freewheeling period, please refer to figure 2.

$$I_{srms1} := \sqrt{\left(\frac{D_{max}}{2}\right) \cdot \left[I_{ps} \cdot I_{ms} + \frac{(I_{ps} - I_{ms})^2}{3} \right]}$$

$$I_{srms1} = 29.63 \text{ A}$$

$$I_{srms2} := \sqrt{\left(\frac{1 - D_{max}}{2}\right) \cdot \left[I_{ps} \cdot I_{ms2} + \frac{(I_{ps} - I_{ms2})^2}{3} \right]}$$

$$I_{srms2} = 20.341 \text{ A}$$

Calculate T1 Primary RMS Current (I_{PRMS}):

$$I_{srms3} := \frac{dI_{Lout}}{2} \sqrt{\frac{1 - D_{max}}{3 \cdot 2}}$$

$$I_{srms3} = 1.118 \text{ A}$$

Total Secondary single winding RMS current (Isrms):

$$Isrms := \sqrt{Isrms1^2 + Isrms2^2 + Isrms3^2}$$

Primary RMS Current (I_{PRMS1}) current when energy is being delivered to the secondary.

$$Isrms = 35.957 \text{ A}$$

$$dILmag := \frac{Vinmin \cdot Dmax}{Lmag \cdot fs} \quad \text{Primary magnetizing inductance current}$$

$$dILmag = 0.47 \text{ A}$$

$$Ipp := \left(\frac{Pout}{Vout \cdot \eta1} + \frac{dILout}{2} \right) \cdot \frac{1}{a1} + dILmag$$

$$Ipp = 3.268 \text{ A}$$

$$Imp := \left(\frac{Pout}{Vout \cdot \eta1} - \frac{dILout}{2} \right) \cdot \frac{1}{a1} + dILmag$$

$$Imp = 2.792 \text{ A}$$

$$\text{Total T1 Primary RMS Current } (I_{PRMS1}) := \sqrt{(Dmax) \cdot [Ipp \cdot Imp + \frac{(Ipp - Imp)^2}{3}]}$$

$$Iprms1 = 2.538 \text{ A}$$

Estimated transform losses (P_{T1}) are twice the copper loss. Note this is just an estimate and the total losses may vary based on magnetic design.

$$Imp2 := Ipp - \left(\frac{dILout}{2} \right) \cdot \frac{1}{a1}$$

$$Imp2 = 3.03 \text{ A}$$

$$I_{prms2} := \sqrt{(1 - D_{max}) \cdot \left[I_{pp} \cdot I_{mp2} + \frac{(I_{pp} - I_{mp2})^2}{3} \right]}$$

$$I_{prms2} = 1.725 \text{ A}$$

$$I_{prms} := \sqrt{I_{prms1}^2 + I_{prms2}^2}$$

QA, QB, QC, QD FET selection:

In this design to meet efficiency and voltage requirements 20A, 650V, CoolMOS FETs from Infineon were chosen for QA..QD for this design.

$$I_{prms} = 3.068 \text{ A}$$

For this design a Vitec transformer was chosen for the design that would dissipate roughly 6W. The transformer part number is 75P8107

$$a_1 := 21 \quad L_{mag} := 2.8 \cdot 10^{-3} \text{ H}$$

$$L_{lk} := 4 \mu\text{H} \quad \text{Measured leakage inductance}$$

Calculate average C_{oss}

$$DCR_p := 0.215 \text{ ohm} \quad DCR_s := 0.58 \cdot 10^{-3} \text{ ohm}$$

$$PT1 := 2 \cdot (I_{prms}^2 \cdot DCR_p + 2 \cdot I_{srms}^2 \cdot DCR_s)$$

$$I_{prms} = 3.068 \text{ A}$$

$$PT1 = 7.048 \text{ W}$$

$$I_{srms} = 35.957 \text{ A}$$

Calculate Remaining Power Budget

$$PBudget := PBudget - PT1$$

$$PBudget = 38.113 \text{ W}$$

Calculate QA losses (P_{QA}) based on

$$R_{ds(on)QA} := 0.220 \text{ ohm} \quad \text{FET drain to source on resistance}$$

$$C_{oss_qa_spec} := 780 \text{ pF} \quad \text{FET Specified } C_{oss}$$

Selecting L_S :

Calculating the shim inductor (L_S) is based on the amount of energy required to achieve zero voltage switching. This inductor needs to be able to deplete the energy from the parasitic capacitance at the switch node. The following equation selects L_S to achieve ZVS down to 50% load based on the primary FET's average total C_{oss} at the switch node. **Note there may be more parasitic capacitance than was estimated at the switch node and L_S may have to be adjusted based on the actual parasitic capacitance in the final design.**

Vds_qa_spec := 25V Voltage across drain to source where Coss was measured, data sheet parameter

QAg := 15·10⁻⁹C FET Gate Charge

$$Coss_{avg_qa} := Coss_{qa_spec} \sqrt{\frac{Vds_{qa_spec}}{Vinmax}}$$

$$Coss_{avg_qa} = 1.926 \times 10^{-10} \text{F}$$

Vg := 12V Voltage applied to the gate to activate the FET

Coss energy is supposed to be recovered and is not part of the thermal calculations

For this design a 26 uH Vitec inductor was chosen for the design, part number 60PR964. The shim inductor had the following specifications.

$$PQA_{Calculated} := I_{prms}^2 \cdot Rdson \cdot QA + 2 \cdot QAg \cdot Vg \cdot \frac{fs}{2}$$

Estimate L_S power loss (P_{LS}) and readjust remaining power budget

$$PQA_{Calculated} = 2.107 \text{ W}$$

$$PQA := PQA_{Calculated}$$

$$PQA = 2.107 \text{ W}$$

Recalculate Remaining Power Budget

$$\cancel{PBudget} := PBudget - 4 \cdot PQA$$

$$PBudget = 29.684 \text{ W}$$

Output Inductor Selection (L_{OUT}):

Inductor L1 was designed for 20% inductor ripple current (dI_{OUT}):

Calculate output inductor RMS current (I_{OUT RMS}):

A 2 uH inductor from Vitec Electronics Corporation, part number 75PR108, was chosen for this design. The inductor had the following specifications.

$$L_s := 2 \cdot C_{oss_avg_qa} \cdot \frac{V_{in}^2}{\left(\frac{I_{pp}}{2} - \frac{dI_{Lout}}{2 \cdot a_1} \right)^2} - L_{lk}$$

$$L_s = 2.607 \times 10^{-5} \text{ H}$$

Calculate Output Inductor Losses (P_{LOUT}) and Recalculate Power Budget. Note P_{LOUT} is an estimate of inductor losses that is twice the copper loss. Note this may vary based on magnetic manufacturers. It is advisable to double check the magnetic loss with the magnetic manufacturer.

$$\underline{L_s := 26\mu\text{H}} \quad DCR_{ls} := 0.027\text{ohm}$$

$$P_{ls} := 2(I_{prms}^2 \cdot DCR_{ls})$$

$$P_{ls} = 0.508 \text{ W}$$

$$\underline{PBudget := PBudget - P_{ls}}$$

$$PBudget = 29.176 \text{ W}$$

Output Capacitance (C_{OUT}):

The output capacitor is being selected based on holdup and transient (V_{TRAN}) load requirements.

$$L_{out} := \frac{V_{out} \cdot (1 - D_{typ})}{dI_{Lout} \cdot (f_s)}$$

During load transients most of the current will immediately go through the capacitors equivalent series resistance (ESR_{COUT}). The following equations are used to select ESR_{COUT} and C_{OUT} based on a 90% load step in current. The ESR is selected for 90% of the allowable transient voltage (V_{TRAN}), while the output capacitance (C_{OUT}) is selected for 10% of V_{TRAN} .

$$L_{out} = 2.02 \times 10^{-6} \text{ H}$$

$$I_{Lout_rms} := \sqrt{\left(\frac{P_{out}}{V_{out}} \right)^2 + \left(\frac{dI_{Lout}}{\sqrt{3}} \right)^2} \quad \text{RMS Current Solved in Quadrature}$$

$$I_{Lout_rms} = 50.332 \text{ A}$$

$$L_{out} := 2 \cdot 10^{-6} \text{H}$$

$$DCR_{out} := 0.75 \cdot 10^{-3} \text{ohm}$$

Before selecting the output capacitance it is also required to calculate the output capacitor RMS current (I_{COUT_RMS}).

To meet our design requirements five 1500uF, aluminum electrolytic capacitors were chosen for the design from United Chemi-Con, part number EKY-160ELL152MJ30S. These capacitors had an ESR of 31 mohms.

$$PL_{out} := 2I_{out_rms}^2 \cdot DCR_{out}$$

$$PL_{out} = 3.8 \text{ W}$$

Recalculate Power Budget

$$PB_{udget} := PB_{udget} - PL_{out}$$

$$PB_{udget} = 25.376 \text{ W}$$

$$thu := \frac{L_{out} \cdot \frac{P_{out} \cdot 0.9}{V_{out}}}{V_{out}}$$

Time it takes L_{out} to change 90% of its full load current

$$thu = 7.5 \times 10^{-6} \text{s}$$

Recalculate Remaining Power Budget

$$ESR_{Cout} := \frac{\frac{V_{tran} \cdot 0.9}{P_{out} \cdot 0.9}}{V_{out}}$$

$$ESR_{Cout} = 0.012 \Omega$$

$$C_{out} := \frac{\frac{P_{out} \cdot 0.9 \cdot thu}{V_{out}}}{V_{tran} \cdot 0.1}$$

$$C_{out} = 5.625 \times 10^{-3} \text{F}$$

Select FETs QE and QF:

Selecting FETs for a design is always trial and error. To meet the power requirements of this design we selected 75V, 120A FETs, from Fairchild, part number FDP032N08. These FETs' had the following characteristics.

$$I_{cout_rms} := \frac{dI_{Lout}}{\sqrt{3}}$$

$$I_{cout_rms} = 5.774 \text{ A}$$

Calculate average FET C_{oss} ($C_{oss_QE_AVG}$) based on the data sheet parameters for C_{oss} (C_{oss_SPEC}), and drain to source voltage where C_{oss_SPEC} was measured (V_{ds_spec}), and the maximum drain to source voltage in the design (V_{ds_off}) that will be applied to the FET in the application.

$$n := 5 \quad \text{Number of output capacitors}$$

$$\text{Capacitance} := 1500 \mu\text{F} \quad \text{Single Capacitance Value}$$

$$C_{out} := n \cdot \text{Capacitance} \quad \text{Total output capacitance}$$

$$C_{out} = 7.5 \times 10^{-3} \text{ F}$$

$$ESR := 0.031 \text{ ohm} \quad \text{ESR of single capacitor}$$

$$ESRC_{out} := \frac{ESR}{n} \quad \text{Effective ESR}$$

$$ESRC_{out} = 6.2 \times 10^{-3} \Omega$$

Calculate Output Capacitor Loss (P_{cout})

$$P_{Cout} := I_{cout_rms}^2 \cdot ESRC_{out}$$

$$P_{Cout} = 0.207 \text{ W}$$

$$PBudget := PBudget - P_{Cout}$$

$$PBudget = 25.169 \text{ W}$$

Maximum gate charge at the end of the miller plateau

$$QEg := 152 \times 10^{-9} \text{ C} \quad \text{FET Gate Charge}$$

$$Rdsonqe := 0.0032 \text{ ohm}$$

Minimum gate charge at the end of the miller plateau

Note the FETs in this design were driven with UCC27324 setup to drive 4A (I_P) of gate drive current.

$$Vdsqe := \frac{Vinmax}{a1}$$

Estimated FET V_{ds} rise and fall time

$$Vdsqe = 19.524 \text{ V} \quad \text{Voltage across FET in application}$$

$$Coss_spec := 1810 \text{ pF} \quad \text{Specified output capacitance from the data sheet}$$

$$Vds_spec := 25 \text{ V} \quad \text{Voltage where FET Coss is specified}$$

$$Coss_qe_avg := Coss_spec \cdot \sqrt{\frac{Vdsqe}{Vds_spec}}$$

$$Coss_qe_avg = 1.6 \times 10^{-9} \text{ F}$$

$$Iqe_rms := Isrms$$

$$Iqe_rms = 35.957 \text{ A} \quad \text{QE and QF RMS Current}$$

Estimate QE and QF FET Losses (P_{OE})

To estimate FET switching loss the V_g vs. Q_g curve from the FET data sheet needs to be studied. First the gate charge at the beginning of the miller plateau needs to be determined (QE_{MILLER_MIN}) and the gate charge at the end of the miller plateau (QE_{MILLER_MAX}) for the given V_{ds} .




Figure 3, V_g vs. Q_g for QE and QF FETs

Input Capacitance (C_{IN}):

If this converter was designed for a 390V input, which is generally fed by the output of a PFC boost pre-regulator. The input capacitance is generally selected based on holdup and ripple requirements.

$$QE_{miller_max} := 100 \times 10^{-9}\text{C}$$

V_{DROP} is the minimum input voltage where the converter can still maintain output regulation. The converter's input voltage would only drop down this low during a brownout or line drop condition if this converter was following a PFC pre-regulator.

$$QE_{miller_min} := 52 \cdot 10^{-9}\text{C}$$

$$I_p := 4\text{A}$$

$$tr := \frac{QE_{miller_max} - QE_{miller_min}}{\frac{I_p}{2}}$$

$$tr = 2.4 \times 10^{-8}\text{s}$$

$$tf := tr$$

Calculate high frequency RMS current (I_{CINRMS}).

To meet the input capacitance and RMS current requirements for this design we chose a 330uF capacitor from Panasonic part number EETHC2W331EA.

$$PQE := I_{srms}^2 \cdot R_{dsqe} + \frac{P_{out}}{V_{out}} \cdot V_{dsqe} \cdot (tr + tf) \cdot \frac{fs}{2} + 2 \cdot C_{oss_qe_avg} \cdot V_{dsqe}^2 \cdot \frac{fs}{2} + 2 \cdot Q_Eg \cdot V_g \cdot \frac{fs}{2}$$

Estimate C_{in} Power Disipation (P_{CIN})

$$PQE = 9.31 \text{ W}$$

Recalculate power budget

~~$$PBudget := PBudget - 2PQE$$~~

$$PBudget = 6.549 \text{ W}$$

$$fr := \frac{1}{2 \cdot \pi \sqrt{L_s \cdot 2 \cdot C_{oss_avg_qa}}}$$

$$fr = 1.59 \times 10^6 \text{ Hz}$$

Setting up the current sense network (CT, R_s , R_{RE} , D_A):
The CT chosen for this design had a turn's ratio (a2) of 100:1

$$tdelay := \frac{2}{4 \cdot fr}$$

$$a2 = \frac{I_p}{I_s}$$

$$Dclamp := \left(\frac{1}{fs} - tdelay \right) \cdot fs$$

$$Dclamp = 0.937$$

Calculate nominal peak current (I_p) at V_{INMIN} :

$$V_{drop} := \frac{2 \cdot Dclamp \cdot V_{rdson} + a1 \cdot (V_{out} + V_{rdson})}{Dclamp}$$

Calculate current sense resistor (R_S) and leave 200mV for slope compensation:

$$V_{\text{drop}} = 276.232 \text{ V}$$

$$C_{\text{in}} := \frac{2P_{\text{out}} \cdot \frac{1}{60\text{Hz}}}{V_{\text{in}} - V_{\text{drop}}} \text{ Select a standard resistor for } R_S$$

$$C_{\text{in}} = 2.639 \times 10^{-4} \text{ F}$$

Estimate Power Loss for R_S :

$$I_{\text{cinrms}} := \sqrt{I_{\text{prms1}}^2 - \left(\frac{P_{\text{out}}}{V_{\text{inmin}} \cdot \eta_1} \right)^2}$$

$$I_{\text{cinrms}} = 1.844 \text{ A}$$

$$\text{Cin} := 330 \mu\text{F} \quad \text{ESR}_{\text{cin}} := 0.150 \text{ ohm}$$

$$P_{\text{cin}} := I_{\text{cinrms}}^2 \cdot \text{ESR}_{\text{cin}}$$

$$P_{\text{cin}} = 0.51 \text{ W}$$

Recalculate remaining power budget

$$\text{PBudget} := \text{PBudget} - P_{\text{cin}}$$

$$\text{PBudget} = 6.039 \text{ W}$$

Resistor R_{LF} and capacitor C_{LF} form a low pass filter for the current sense signal (Pin 15). For this design we chose the following values. This filter has a low frequency pole (f_{LFP}) at 482 kHz. This should work for most applications but maybe adjusted to suit individual layouts and EMI present in the design.

The UCC28950 VREF output (Pin 1) needs a high frequency bypass capacitor to filter out high frequency noise. This pin needs at least 1uF of high frequency bypass capacitance (C_{BPI}). Please refer to figure 1 for proper placement.

$$a2 := 100$$

$V_p := 2V$ The Voltage where the peak limit comparitor will trip.

$$I_{p1} := \left(\frac{\frac{P_{out}}{V_{out}} + \frac{dIL_{out}}{2}}{\eta_1} \right) \cdot \frac{1}{a1} + \frac{V_{inmin} \cdot D_{max}}{L_{mag} \cdot f_s}$$

$$I_{p1} = 3.279 \text{ A}$$

The voltage amplifier reference voltage (Pin 2, EA +) can be set with a voltage divider (R_A, R_B), for this design example we are going to set the error amplifier reference voltage (V_1) to 2.5V. Select a standard resistor value for R_B and then calculate resistor value R_A .

$$R_S := \frac{V_p - 0.2V}{\frac{I_{p1}}{a2} \cdot 1.1}$$

$$R_S = 49.909 \Omega$$

$$R_S := 48.7 \text{ ohm}$$

Voltage divider formed by resistor R_C and R_I are chosen to set the DC output voltage (V_{OUT}) at Pin 3 (EA -).

$$P_{rs} := a \left(\frac{I_{prms1}}{2} \right)^2 \cdot R_S$$

$$P_{rs} = 0.031 \text{ W}$$

Calculate R_I

Calculate Maximum Reverse Voltage Diode DA:

Compensating the feedback loop can be accomplished by properly selecting the feedback components (R_F, C_Z and C_P). These components are placed as close to pin 3 and 4 as possible of the UCC28950.

$$V_{reset} \cdot (1 - D_{max}) = V_p \cdot D_{max}$$

$$V_{da} := V_p \cdot \frac{D_{clamp}}{1 - D_{clamp}}$$

$$V_{da} = 29.806 \text{ V}$$

Estimate Rectifier Diode Loss Pda:

$$V_f := 0.6 \text{ V}$$

$$P_{da} := \frac{P_{out} \cdot V_f}{V_{inmin} \cdot \eta_1 \cdot a_2}$$

Calculate load impedance at 10% load (R_{LOAD})
 $P_{da} = 0.01 \text{ W}$

$$R_{lf} := 1 \cdot 10^3 \text{ ohm}$$

$$C_{lf} := 330 \cdot 10^{-12} \text{ F}$$

$$f_{lp} := \frac{1}{2 \cdot \pi \cdot R_{lf} \cdot C_{lf}}$$

$$f_{lp} = 4.823 \times 10^5 \text{ Hz}$$

Compensate the voltage loop with the type 2 feedback network. The following transfer function is the compensation gain as a function of frequency ($G_C(f)$). Please refer to figure 1 for component placement.

$$C_{bp1} := 1 \mu\text{F}$$

$$V_{ref} := 5 \text{ V}$$

Calculate voltage loop feedback resistor (R_F) based on crossing the voltage (f_C) loop over at a 10th of the double pole frequency (f_{pp}).

$$V1 := 2.5V$$

$$Rb := 2.37 \cdot k\Omega \quad \text{Select standard resistor}$$

$$Ra := \frac{Rb \cdot (Vref - V1)}{V1}$$

$$Ra = 2.37 \times 10^3 \Omega$$

Select a standard resistor for R_F

Calculate the feedback capacitor (C_Z) to give added phase at crossover

$$Rc := 2.37 \cdot k\Omega$$

$$Ri := \frac{Rc \cdot (Vout - V1)}{V1}$$

$$Ri = 9.006 \times 10^3 \Omega$$

Select a standard capacitance value for the design.

Select Standard Component

$$Ri := 9.09 \cdot K\Omega$$

Put a pole at two times f_C .

$$f := 100Hz, 110Hz.. \frac{fs}{2}$$

$$S(f) := 2j \cdot \pi \cdot f$$

Select a standard capacitance value for the design.

$$RLoad := \frac{Vout^2}{Pout \cdot 0.1}$$

Loop gain as a function of frequency ($T_v(f)$) in dB.

$$T_v dB(f) = 20 \log(G_c(f) \times G_{co}(f))$$

Control to output gain ($G_{co}(f)$)

$$fpp := \frac{fs}{4}$$

$$fpp = 5 \times 10^4 \frac{1}{s}$$

$$G_{co}(f) := a1 \cdot a2 \cdot \frac{RLoad}{Rs} \cdot \left(\frac{1 + S(f) \cdot ESR \cdot C_{out}}{1 + S(f) \cdot RLoad \cdot C_{out}} \right) \cdot \frac{1}{1 + \frac{S(f)}{2 \cdot \pi \cdot fpp} + \left(\frac{S(f)}{2 \cdot \pi \cdot fpp} \right)^2}$$

Plot theoretical loop gain and phase to graphically check for loop stability. The theoretical loop gain crossed over at roughly 3.7 kHz with a phase margin of greater than 90 degrees. Note it is wise to check your loop stability of your final design with transient testing and/or a network analyzer and adjust the compensation ($G_C(f)$) feedback as necessary.

$$G_c(f) = \frac{S(f) \cdot Rf \cdot Cz + 1}{S(f) \cdot (Cz + Cp) \cdot Ri \cdot \left(S(f) \cdot \frac{Cp \cdot Cz}{Cp + Cz} \cdot Rf + 1 \right)}$$

$$fc := \frac{fpp}{10}$$

$$fc = 5 \times 10^3 \frac{1}{s} \quad |G_{co}(fc)| = 0.326$$

$$R_f := R_i \cdot \frac{1}{|G_{co}(f_c)|}$$

$$R_f = 2.792 \times 10^4 \Omega$$

$$R_f := 27.4 \cdot 10^3 \text{ ohm}$$

$$C_z := \frac{1}{2 \cdot \pi \cdot \frac{f_c}{5} \cdot R_f}$$

$$C_z = 5.809 \times 10^{-9} F$$

$$C_z := 5.6 nF$$

To limit over shoot during power up the UCC28950 has a soft start function (SS, Pin 5) which in this application was set for a soft start time of 15ms (t_{ss}).

$$C_p := \frac{1}{2 \cdot \pi \cdot R_f \cdot f_c \cdot 2}$$

$$C_p = 5.809 \times 10^{-10} F$$

This application note presents a fixed delay approach to achieving ZVS from 100% load to 50% load. When the converter is operating below 50% load the converter will be operating in valley switching. In order to achieve zero voltage switching on switch node of Q_{Bd} , the turn-on (t_{ABSET}) delays of FETs QA and QB needs to be initially set based on the interaction of L_s and the theoretical switch node capacitance. The following equations are used to set t_{ABSET} initially:

$$C_p := 560 pF$$

$$G_c(f) := \frac{S(f) \cdot R_f \cdot C_z + 1}{S(f) \cdot (C_z + C_p) \cdot R_i \cdot \left(S(f) \cdot \frac{C_p \cdot C_z}{C_z + C_p} \cdot R_f + 1 \right)}$$

Equate shim inductance and switch node impedance

Calculate Tank frequency

Plot Loop gain and Phase ($Tv(f)$)

$$Tv(f) := G_{CO}(f) \cdot G_C(f)$$


$$TvdB(f) := 20 \cdot \log(|Tv(f)|)$$

The resistor divider formed by R_{DA1} and R_{DA2} programs the t_{ABSET} , t_{CDSET} delay range of the UCC28950. Select a standard resistor value for R_{DA1} . Note that t_{ABSET} can be programmed between 29ns to 1000ns.

$$\theta_{Tv}(f) := \arg(Tv(f)) \cdot \frac{180}{\pi} + 180$$


$V_{ADEL} = 0.2V$, t_{ABSET} can be programmed between 155 ns and 1000 ns.

$V_{ADEL} = 1.8V$, t_{ABSET} can be programmed between 29 ns and 155 ns.



Recalculate V_{ADEL} based on resistor divider selection:

Resistor R_{DELAB} programs t_{ABSET} :



$$TvdB(3.7\text{kHz}) = -0.099$$

$$\theta Tv(3.7\text{kHz}) = 99.484$$

$T_{SS} := 15 \cdot 10^{-3} \text{s}$ Note once soft start time (T_{SS}) and running it is recommended you fine tune t_{ABSET} at light load to the peak and valley of the resonance between L_S and the switch node capacitance. In this design the delay was set at 10% load. Please refer to figure 5.

$$C_{SS} := \frac{T_{SS} \cdot 25 \cdot 10^{-6} \text{A}}{V_1 + 0.55 \text{V}}$$

$$C_{SS} = 150 \text{nF}$$




Figure 5, t_{ABSET} to achieve valley switching at light loads

$$2\pi \cdot f_r \cdot L_s = \frac{1}{2 \cdot \pi \cdot f_r \cdot (2 \cdot C_{oss_avg_qa})}$$

$$f_r := \frac{1}{2 \cdot \pi \sqrt{L_s \cdot 2C_{oss_avg_qa}}}$$

$$f_r = 1.59 \times 10^6 \text{ Hz}$$

The initial starting point for the QC and QD turn on delays (t_{CDSET}) should be initially set for the same delay as the QA and QB turn on delays (Pin 6). The following equation programs the QC and QD turn on delays (t_{CDSET}) by properly selecting resistor R_{DELCD} (Pin 7).

$$tabset := \frac{4 \cdot f_r}{2.2}$$

$$tabset = 3.458 \times 10^{-7} \text{ s} \quad \text{Set intial dealy time}$$

Resistor R_{DELCE} programs t_{CDSET} :

$$Rda1 := 8.25 \cdot 10^3 \text{ ohm}$$

$$VADEL := \begin{cases} 0.2V & \text{if } tabset > 155 \cdot 10^{-9} \text{ s} \\ 1.8V & \text{if } tabset \leq 155 \cdot 10^{-9} \text{ s} \end{cases}$$

$$VADEL = 0.2 \text{ V}$$

$$\frac{VREF - VADEL}{Rda1} = \frac{VADEL}{Rda2}$$

$$Rda2 := \frac{Rda1 \cdot VADEL}{5V - VADEL}$$

$$Rda2 = 343.75 \Omega$$

Select Closest Standard Value

$$Rda2 := 348 \text{ ohm}$$

Note once you have a prototype up and running it is recommended to fine tune t_{CDSET} at light load. In this design the CD node was set to valley switch at roughly 10% load. Please refer to figure 6. Obtaining ZVS at lighter loads with switch node QD_d is easier due to the reflected output current present in the primary of the transformer at FET QD and QC turnoff/on. This is because there was more peak current available to energize L_S before this transition, compared to the QA and QB turnoff/on.




Figure 6, t_{CDSET} to achieve valley switching at light loads

There is a programmable delay for the turnoff of FET QF after FET QA turnoff (t_{AFSET}) and the turnoff of FET QE after FET QB turnoff (t_{BESET}). A good place to set these delays is 50% of t_{ABSET} . This will ensure that the appropriate synchronous rectifier turns off before the AB ZVS transition. If this delay is too large it will cause OUTE and OUTF not to overlap correctly and it will create excess body diode conduction on FETs QE and QF.

$$VADEL := \frac{5V \cdot Rda2}{Rda1 + Rda2}$$

$$VADEL = 0.202 \text{ V}$$

$$Rdelab := \frac{(tabset - 5 \times 10^{-9} \text{ s}) \cdot (0.15V + VADEL \cdot 1.46) \cdot 10^3}{5 \times 10^{-9} \text{ s} \cdot 1A}$$

The following equations were used to program t_{AFSET} by properly selecting resistor R_{DELEF} .

$$Rdelab = 3.037 \times 10^4 \Omega$$

Select Closest Standard Resistor Value

$$Rdelab := 30.1 \cdot 10^3 \text{ ohm}$$

Check timing with resistor selected

If $t_{AFSET} < 170$ ns set $V_{ADEL} = 0.2V$, t_{ABSET} can be programmed between 32 ns and 170 ns.

$$tabset = 3.458 \times 10^{-9} s$$

If $t_{ABSET} > or = 170$ ns set $V_{ADEL} = 1.7V$, t_{ABSET} can be programmed between 170 ns and 1100 ns.

$$\left(\frac{5 \cdot \frac{R_{delab} \cdot V}{1 \cdot 10^3 \text{ohm}}}{0.15V + VADEL \cdot 1.46} \right) 10^{-9} s + 5 \cdot 10^{-9} s = 3.428 \times 10^{-7} s$$

The following equation was used to program t_{AFSET} and t_{BESET} by properly selecting resistor R_{DELEF} .

Resistor R_{TMIN} programs the minimum duty cycle on time (t_{MIN}) that the UCC28950 (Pin 9) can demand before entering burst mode. If the UCC28950 controller tries to demand a duty cycle on time of less than t_{MIN} the power supply will go into burst mode operation. Please see the UCC28950 data sheet for details regarding burst mode. For this design we set the minimum on time to 100ns.

$tcdset := tabset$

$$R_{deled} := \frac{(tabset - 5 \times 10^{-9} s) \cdot (0.15V + VADEL \cdot 1.46) \cdot 10^3}{5 \times 10^{-9} s \cdot 1A}$$

The minimum on time is set by selecting R_{TMIN} with the following equation.

$$R_{deled} = 3.037 \times 10^4 \Omega$$

$$R_{deled} := 30.1 \cdot 10^3 \text{ohm}$$

Select a standard resistor

There is a pin that is provided for setting up the converter switching frequency (Pin 10). The frequency can be selected by adjusting timing resistor R_T .

The UCC28950 also provides slope compensation for peak current mode control (Pin 12). This can be set by setting R_{SUM} with the following equations. The following equations will calculate the required amount of slope compensation (V_{SLOPE}) that is needed for loop stability. Note the change in magnetizing current on the primary DIL_{MAG} contributes to slope compensation.

To help improve noise immunity V_{SLOPE} is set to have a total slope that will equal 0.2V over one inductor switching period.

$$tafset := 0.5 \cdot tabset$$

$$tafset = 1.729 \times 10^{-7} \text{ s}$$

$$VADELEF := \begin{cases} 0.2 \text{ V} & \text{if } tafset < 170 \cdot 10^{-9} \text{ s} \\ 1.7 \text{ V} & \text{if } tafset \geq 170 \cdot 10^{-9} \text{ s} \end{cases}$$

$$VADELEF = 1.7 \text{ V}$$

To increase efficiency at lighter loads the UCC28950 is programmed (Pin 12, DCM) under light load conditions to turn off the synchronous FETs on the secondary side of the converter (Q_E and Q_F). This threshold is programmed with resistor divider formed by R_E and R_G . This DCM threshold needs to be set at a level before the inductor current goes discontinues. The following equation sets the synchronous rectifiers to turnoff at roughly 15% load current.

$$Rca1 := Rda1$$

$$Rca1 = 8.25 \times 10^3 \Omega$$

$$\frac{VREF - VADELEF}{Rca1} = \frac{VADELEF}{Rca2}$$

$$Rca2 := \frac{Rca1 \cdot VADELEF}{5V - VADELEF} \quad VADELEF = 1.7 V \quad Rca1 = 8.25 \times 10^3 \Omega$$

$$Rca2 = 4.25 \times 10^3 \Omega$$

Select Standard Resistor Value

$$Rca2 := 4.22 \cdot 10^3 \text{ ohm}$$

Recalculate VADELEF

$$VADELEF := \frac{5V \cdot Rca2}{Rca1 + Rca2}$$

$$VADELEF = 1.692 V$$

$$Rdelef := \frac{(tafset - 4 \times 10^{-9} s) \cdot (2.65V - VADELEF \cdot 1.32) \cdot 10^3}{5 \times 10^{-9} s \cdot 1A}$$

$$Rdelef = 1.407 \times 10^4 \Omega$$

Select a standard resistor.

$$Rdelef := 14.0 \cdot 10^3 \text{ ohm}$$

Check tafset timing $\text{tafset} = 1.729 \times 10^{-7} \text{s}$

$$\left(\frac{5 \cdot \frac{\text{Rdelef} \cdot \text{V}}{1 \cdot 10^3 \text{ohm}}}{2.65 \text{V} - \text{VADELEF} \cdot 1.32} \right) 10^{-9} \text{s} + 4 \cdot 10^{-9} \text{s} = 1.721 \times 10^{-7} \text{s}$$

$$t_{\min} := 100 \cdot 10^{-9} \text{s}$$

$$R_{\min} := \frac{(t_{\min} - 15 \cdot 10^{-9} \text{s}) \cdot 10^3 \cdot 1 \text{ohm}}{6.6 \cdot 10^{-9} \text{s}}$$

$$R_{\min} = 1.288 \times 10^4 \Omega$$

A standard resistor value is then chosen for the design

$$R_{\min} := 13.0 \cdot 10^3 \text{ohm}$$

$$R_t := \left(\frac{\frac{2.5 \cdot 10^6 \cdot \text{ohm} \cdot \text{Hz}}{\text{V}} - \frac{\text{ohm}}{\text{V}}}{\frac{f_s}{2}} \right) \cdot (V_{\text{ref}} - 2.5 \cdot V) \cdot 10^3$$

$$R_t = 6 \times 10^4 \Omega$$

Select a standard value for the design

$$R_t := 61.9 \cdot 10^3 \text{ohm}$$

$$dILpm := Vin \cdot \frac{1 - Dtyp}{Lmag \cdot fs}$$

$$Lmag = 2.8 \times 10^{-3} \text{ H}$$

$$dILpm = 0.234 \text{ A}$$

$$Vslope1 := 0.2 \text{ V}\cdot\text{fs}$$

$$Vslope2 := \frac{\left(\frac{dILout}{a1 \cdot 2} - dILpm \right) \cdot Rs \cdot fs}{a2 \cdot (1 - Dtyp)}$$

$$a1 = 21$$

$$Vslope := \begin{cases} Vslope1 & \text{if } Vslope2 < Vslope1 \\ Vslope2 & \text{if } Vslope2 \geq Vslope1 \end{cases}$$

$$Vslope1 = 0.04 \frac{\text{V}}{\mu\text{s}}$$

$$a2 = 100$$

$$Rsum := \frac{2.5 \text{ V} \cdot 10^3 \text{ ohm}}{Vslope \cdot 0.5 \cdot 10^{-6} \text{ s}}$$

$$Vslope2 = 1.049 \times 10^{-3} \frac{\text{V}}{\mu\text{s}}$$

$$Vslope = 0.04 \frac{\text{V}}{\mu\text{s}}$$

$$Rsum = 1.25 \times 10^5 \text{ ohm}$$

$$Rsum := 127 \cdot 10^3 \text{ ohm}$$

$$Vrs := Rs \cdot \frac{\frac{Pout \cdot 0.15}{Vout} + \frac{dILout}{2}}{a1 \cdot a2}$$

$$Vrs = 0.29 \text{ V}$$

$$R_g := 1 \cdot 10^3 \text{ ohm}$$

Chose Standard Resistor

$$R_e := \frac{R_g \cdot (V_{ref} - V_{rs})}{V_{rs}}$$

$$R_e = 1.625 \times 10^4 \Omega$$

$$R_e := 16.9 \cdot 10^3 \text{ ohm}$$

Chose a standard resistor for the design