#### **Instruction Set of 8085**

- An instruction is a command to perform a particular task by the microprocessor
- The entire group of instructions that a microprocessor supports is called **Instruction Set**
- Each instruction is represented by an 8-bit binary value
- These 8-bits of binary value is called Opcode

#### **Classification of Instruction**

- Data Transfer Instructions
- Arithmetic Instructions
- Logical Instructions
- Branch control Instructions
- > Stack, I/O and Machine Control Instructions

#### **Data Transfer Instructions**

- These instructions move data between registers, or between memory and registers.
- These instructions copy data from source to destination(without changing the original data)

#### MOV-Copy from source to destination

# MOV Rd, Rs—Register addressing, 1 m/c cycle, 4T states M, Rs Register indirect addressing, 2 m/c cycles,7T states

- This instruction copies the contents of the source register into the destination register. (contents of the source register are not altered)
- If one of the operands is a memory location, its location is specified by the contents of the HL registers.

Example: MOV B,C MOVB,M


#### **BEFORE EXECUTION**

#### **AFTER EXECUTION**



MOV B,A


20 B 20



MOVM,B

 $\mathbf{F}$ B **30** C  $\mathbf{E}$ D H **20 50** L

**30** 



40

MOV C,M

F A B 40 D  $\mathbf{E}$ H **20 50** 40

#### MVI-Move immediate data

# MVI Rd, Data Immediate addressing, 2 m/c cycles, 7T states M, Data Immediate/ reg indirect addressing, 3 m/c cycles, 10T states

- The 8-bit data is stored in the destination register or memory.
- If the operand is a memory location, its location is specified by the contents of the H-L registers.

**Example:** MVI B, 60H or MVI M, 40H

#### **BEFORE EXECUTION**

#### **AFTER EXECUTION**

A	F
В	C
D	E
H	${f L}$

MVIB, 60H

A		F
В	60	C
D		E
H		L

#### **BEFORE EXECUTION**

**AFTER EXECUTION** 



**MVIM, 40H** 



2051

204F

#### LDA-Load accumulator direct

Opcode	Operand	
LDA	16-bit address	Direct addressing, 4 m/c cycles, 13T states

- The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator.
- The contents of the source are not altered.

Example: LDA 2000H

#### **LDA 2000H**



#### **STA-**Store accumulator direct

Opcode	Operand	
STA	16-bit address	Direct addressing, 4 m/c cycles, 13T
		states

 The contents of accumulator are copied into the memory location specified by the operand

Example: STA 2000H

#### **STA 2000H**



#### LHLD-Load H-L pairdirect

#### Opcode Operand

LHLD 16-bit address

Direct addressing, 5 m/c cycles, 16T states


- This instruction copies the contents of memory location pointed out by 16-bit address into register L
- It copies the contents of next memory location into register H

Example: LHLD 2030 H


#### **LHLD 2030H**

#### **BEFORE EXECUTION**

A	F	
В	C	
Н	L	



#### **AFTER EXECUTION**



#### SHLD- Store H-L pairdirect

## Opcode Operand SHLD 16-bit address Direct addressing, 5 m/c cycles, 16T states


- The contents of register Lare stored into memory location specified by the 16-bit address
- The contents of register H are stored into the next memory location


Example: SHLD 2550H

#### **SHLD 2550H**

**BEFORE EXECUTION** 

**AFTER EXECUTION** 





#### LXI-Load register pair immediate

Opcode	Operand	
LXI	Reg. pair, 16 bit data	Immediate addressing, 3 m/c cycles, 10T states

■ This instruction loads 16-bit data in the register pair


Example: LXI H, 2030 H

#### LXIH, 2030H

#### **BEFORE EXECUTION**

A F
B C
H L

#### **AFTER EXECUTION**



50

M=50

#### LDAX-Load accumulator indirect


Opcode	Operand	
LDAX	B/D Register pair	Reg. indirect addressing, 2 m/c cycles, 7 T states

- The contents of the designated register pair point to a memory location.
- This instruction copies the contents of that memory location into the accumulator.
- The contents of either the register pair or the memory location are not altered.


**Example:** LDAX D

#### LDAX D

#### **BEFORE EXECUTION**



#### **AFTER EXECUTION**



#### **STAX-**Store accumulator indirect

Opcode	Operand	
STAX	B/D Register pair	Reg. indirect addressing, 2 m/c cycles, 7 T states

■ The contents of accumulator are copied into the memory location specified by the contents of the register pair

**Example:** STAX B

#### **STAX B**



B 85 C 00

A 34

#### **AFTER EXECUTION**



#### XCHG- Exchange contents of H-L with D-E pair

Opcode	Operand	
XCHG	none	Register addressing, 1 m/c cycle, 4 T states


- The contents of register H are exchanged with the contents of register D
- The contents of register Lare exchanged with the contents of register E

**Example:** XCHG

#### **XCHG**

#### **BEFORE EXECUTION**

#### **AFTER EXECUTION**



D 70 E 80
H 20 L 40

#### **Arithmetic Instructions**

Arithmetic instructions perform operations like

- Addition
- Subtraction
- > Increment
- Decrement

#### **Addition**

- Any 8-bit number, or the contents of register, or the contents of memory location can be added to the contents of accumulator
- ❖ The result (sum) is stored in the accumulator
- Two 8-bit registers cannot be added directly. **Ex:**The contents of register B cannot be added directly to the contents of register C
- Flags are affected

#### ADD-Add register or memory to accumulator

## Opcode Operand R—Register addressing, 1 m/c cycle, 4T states M—Register indirect addressing, 2 m/c cycles,7T states

- ❖ The contents of register or memory are added to the contents of accumulator
- ❖ The result is stored in accumulator
- ❖ If the operand is memory location, its address is specified by H-L pair
- ❖ All flags are modified to reflect the result of the addition

Example: ADD B or ADD M

## BEFORE EXECUTION A 04 B C 05

L

D

H

ADD C

# AFTEREXECUTION A. 09 B. C 05 D E H L

#### **BEFORE EXECUTION**

 A
 04


 B
 C

 D
 E

 H
 20
 L
 50

**10** 

ADD M



**AFTER EXECUTION** 

10

2050

2050

### ADC-Add register or memory with carry to accumulator

Opcode	Operand	
ADC	R——Register addressing, 1 m/c cycle, 4T states M——Register indirect addressing, 2 m/c cycles,7T states	

- The contents of register or memory and Carry Flag (CY) are added to the contents of accumulator
- ❖ The result is stored in accumulator
- ❖ If the operand is memory location, its address is specified by H-L pair
- \* All flags are modified to reflect the result of the addition

**Example:** ADC B or ADC M

### BEFORE EXECUTION CY 01

A 50
B C 05

D E L

**AFTEREXECUTION** 

A 56

B C 05
D E

H L

**AFTER EXECUTION** 

#### **BEFORE EXECUTION**

## CY 01 A 06 H 20 L 50

ADC M

ADC C



#### **ADI**-Add immediate data to accumulator

Opcode	Operand	
ADI	8 bit data	Immediate addressing, 2 m/c cycle, 7 T states

- ☐ The 8-bit data is added to the contents of accumulator
- ☐ The result is stored in accumulator
- ☐ All flags are modified to reflect the result of the addition

Example: ADI 45 H

#### ADI 05H

**BEFORE EXECUTION** 

**AFTER EXECUTION** 

A 03

A 08

### ACI-Add with carry immediate data to accumulator

Opcode	Operand	
ACI	8 bit data	Immediate addressing, 2 m/c cycle, 7 T states

- ✓ The 8-bit data and the Carry Flag (CY) are added to the contents of accumulator
- ✓ The result is stored in accumulator
- ✓ All flags are modified to reflect the result of the addition

Example: ACI 45H

#### ACI 20H

#### BEFORE EXECUTION

CY 01
A 05

#### **AFTER EXECUTION**

A 26

#### DAD-Add register pair to H-L pair

Opcode	Operand	
DAD	Reg. pair	Register addressing, 3 m/c cycle, 10 T states

- The 16-bit contents of the register pair are added to the contents of H-L pair
- The result is stored in H-L pair
- ➤ If the result is larger than 16 bits, then CY is set
- ➤ No other flags are affected

Example: DAD B or DAD D

#### **DAD D**

#### **BEFORE EXECUTION**

D	<b>12</b>	E	34
H	23	L	45

#### **AFTER EXECUTION**




1234

2345 +

-----

3579



## **Subtraction**

- Any 8-bit number, the contents of register, or the contents of memory location can be subtracted from the contents of accumulator
- The result is stored in the accumulator
- Subtraction is performed in 2's complement form
- If the result is negative, it is stored in 2's complement form
- No two other 8-bit registers can be subtracted directly

## SUB - Subtract register or memory from accumulator

Opcode	Operand	
SUB	R——Register addressing, 1 m/c cycle, 4T states M——Register indirect addressing, 2 m/c cycles,7T states	

- ❖ The contents of register or memory are subtracted from the contents of accumulator
- ❖ The result is stored in accumulator
- ❖ If the operand is memory location, its address is specified by H-L pair
- ❖ All flags are modified to reflect the result of the subtraction

Example: SUB B or SUB M

# BEFORE EXECUTION A 09 B C 04 D E


L

SUB C

# AFTEREXECUTION A. 05 B. C 04 D E H L


## **BEFORE EXECUTION**

H



**10** 

SUB M



**AFTER EXECUTION** 

10

2050


2050

## SBB-Subtract register or memory from accumulator with borrow

Opcode	Operand	
SBB	R——Register addressing, 1 m/c cycle, 4T states M——Register indirect addressing, 2 m/c cycles,7T states	

- The contents of register or memory and Carry Flag (CY) are subtracted from the contents of accumulator
- ❖ The result is stored in accumulator
- ❖ If the operand is memory location, its address is specified by H-L pair
- \* All flags are modified to reflect the result of the subtraction

**Example:** SBB B or SBB M





## **SUI-**Subtract immediate data from accumulator

Opcode	Operand	
SUI	8 bit data	Immediate addressing, 2 m/c cycle, 7 T states

- ☐ The 8-bit data is subtracted from the contents of accumulator
- ☐ The result is stored in accumulator
- ☐ All flags are modified to reflect the result of the subtraction

Example: SUI 45H

## SUI 05H

**BEFORE EXECUTION** 

**AFTER EXECUTION** 

**A** 08

A 03

## SBI-Subtract immediate data from accumulator with borrow

Opcode	Operand	
SBI	8 bit data	Immediate addressing, 2 m/c cycle, 7 T states

- ✓ The 8-bit data and the Carry Flag (CY) are subtracted from the contents of accumulator
- ✓ The result is stored in accumulator
- ✓ All flags are modified to reflect the result of the subtraction

Example: SBI 45H

## **SBI 20H**

## **BEFORE EXECUTION**

## CY 01 A 25

## **AFTER EXECUTION**

A 04

## **Increment / Decrement**

- The 8-bit contents of a register or a memory location can be incremented or decremented by 1
- The 16-bit contents of a register pair can be incremented or decremented by 1
- Increment or decrement can be performed on any register or a memory location

## **INR**-Increment register or memory content

Opcode	Operand	
INR	R—— Register addressing, 1 m/c cycle, 4T states M—— Register indirect addressing, 3m/c cycles, 10T states	
☐ The cor	ntents of register or memory location are incremented by 1	
☐ The res	ult is stored in the same place	
☐ If the operand is a memory location, its address is specified by the contents of H-L pair		

**Example:** INR B or INRM

**BEFORE EXECUTION** 

**AFTER EXECUTION** 

 A
 Image: Control of the control of

INR B

 A
 II
 C

 B
 II
 C

 D
 E


 H
 L

**BEFORE EXECUTION** 

**AFTER EXECUTION** 



INR M



2050

## **INX-**Increment register pair

Opcode	Operand	
INX	Reg. pair	Register addressing, 1 m/c cycle, 6T states

- \* The contents of register pair are incremented by 1
- \* The result is stored in the same place

Example: INX H, INX Bor INX D

## INX H

## **BEFORE EXECUTION**

# B C D E H 10 L 20

## **AFTER EXECUTION**



## **DCR**-Decrement register or memory content

Opcode	Operand
DCR	R—— Register addressing, 1 m/c cycle, 4T states M—— Register indirect addressing, 3m/c cycles, 10T states

- $\Box$  The contents of register or memory location are decremented by 1
- ☐ The result is stored in the same place
- ☐ If the operand is a memory location, its address is specified by the contents of H-L pair

**Example:** DCR B or DCR M

**BEFORE EXECUTION** 

**AFTER EXECUTION** 

A **20** B D E H

DCR B

A 1F Η

**BEFORE EXECUTION** 

**AFTER EXECUTION** 

21 2050 Η 20 50

**DCR M** 

Η **50** 20 L

2050

## **DCX**-Decrement register pair

Opcode	Operand	
DCX	Reg. pair	Register addressing, 1 m/c cycle, 6T states

- \* The contents of register pair are decremented by 1
- \* The result is stored in the same place

Example: DCX H, DCX B or DCX D

## DCX H

## **BEFORE EXECUTION**

# B C D E H 10 L 21

## **AFTER EXECUTION**



## **Logical Instructions**

- ☐ These instructions perform logical operations on data stored in registers, memory and status flags
- ☐ The logical operations are:
  - AND
  - OR
  - XOR
  - Rotate
  - Compare
  - Complement

## AND, OR, XOR

- Any 8-bit data, or the contents of register or memory location can logically have
  - AND operation
  - OR operation
  - XOR operation

with the contents of accumulator

• The result is stored in accumulator

## ANA-Logical AND register or memory with accumulator

## Opcode Operand R—Register addressing, 1 m/c cycle, 4T states M—Register indirect addressing, 2m/c cycles, 7T states

- The contents of the accumulator are logically ANDed with the contents of register or memory
- The result is placed in the accumulator
- If the operand is a memory location, its address is specified by the contents of H-L pair
- All flags are modified to reflect the result of the operation
- CY is reset and AC is set


**Example:** ANA B or ANAM


# BEFORE EXECUTION CY AC A AA B OF C D E H L


ANA B

# AFIER EXECUTION CY 0 AC 1 A 0A B 0F C D E H L

## **BEFORE EXECUTION**







## ANI-Logical AND immediate data with accumulator

Opcode	Operand	
ANI	8 bit data	Immediate addressing, 2 m/c cycles, 7T states

- The contents of the accumulator are logically ANDed with the 8-bit data
- The result is placed in the accumulator
- All flags are modified to reflect the result
- CY is reset, AC is set

Example: ANI 86H

## ANI 3FH

### **BEFORE EXECUTION**

**AFTER EXECUTION** 

CY AC

A B3

1011 0011 = ВЗн 0011 1111 = З**Г**н

 $0011\ 0011 = 33_{H}$ 

CY 0 AC 1

## ORA-Logical OR register or memory with accumulator

## Opcode Operand R—— Register addressing, 1 m/c cycle, 4T states M—— Register indirect addressing, 2m/c cycles, 7T states

- The contents of the accumulator are logically OR-ed with the contents of register or memory
- The result is placed in the accumulator
- If the operand is a memory location, its address is specified by the contents of H-L pair
- All flags are modified to reflect the result of the operation
- CY and AC are reset

**Example:** ORA B or ORA M


# BEFORE EXECUTION CY AC A AA B 12 C D E H L


ORA B


# CY 0 AC 0 A BA B 12 C D E H L

**AFTER EXECUTION** 

## **BEFORE EXECUTION**







## ORI-Logical OR immediate data with accumulator

Opcode	Operand	
ORI	8 bit data	Immediate addressing, 2 m/c cycles, 7T states

- The contents of the accumulator are logically ORed with the 8-bit data
- The result is placed in the accumulator
- All flags are modified to reflect the result
- CY and AC are reset

Example: ORI 86H

## **ORI 08 H**

### **BEFORE EXECUTION**

AFTER EXECUTION

CY AC

A B3

1011 0011 = ВЗн 0000 1000 = 08н

1011 1011 = BB<sub>H</sub>

CY 0 AC 0
BB

## XRA-Logical XOR register or memory with accumulator

## Opcode Operand R—— Register addressing, 1 m/c cycle, 4T states M—— Register indirect addressing, 2m/c cycles, 7T states

- The contents of the accumulator are logically XORed with the contents of register or memory
- The result is placed in the accumulator
- If the operand is a memory location, its address is specified by the contents of H-L pair
- All flags are modified to reflect the result of the operation
- CY and AC are reset

**Example:** XRA B or XRAM

# BEFORE EXECUTION CY AC A AA B 2D C D E H L

XRA B


## A 87 B 2D C D E H L


CY


**AFTER EXECUTION** 

AC 0

## **BEFORE EXECUTION**







AFTEREXECUTION

## XRI-Logical XOR immediate data with accumulator

Opcode	Operand	
XRI	8 bit data	Immediate addressing, 2 m/c cycles, 7T states

- The contents of the accumulator are logically XORed with the 8-bit data
- The result is placed in the accumulator
- All flags are modified to reflect the result
- CY and AC are reset

Example: XRI 86H

## **XRI39H**

### **BEFORE EXECUTION**

AFTER EXECUTION

CY AC

A B3

1011 0011 = ВЗн 0011 1001 = 39н

1000 1010 = 8A<sub>H</sub>

**CY 0 AC** 0

## Compare

- Any 8-bit data, or the contents of register, or memory location can be compared for
  - Equality
  - Greater Than
  - Less Than

with the contents of accumulator

\* The result is reflected in status flags

## CMP-Compare register or memory with accumulator

Opcode	Operand	
CMP	R——Register addressing, 1 m/c cycle, 4T states M——Register indirect addressing, 2m/c cycles, 7T states	

- ✓ The contents of the operand (register or memory) are subtracted from the contents of the accumulator
- ✓ Both contents are preserved
- ✓ All flags are affected according to the result of subtraction

## **BEFORE EXECUTION**

CY Z

A 10

B C

D 20 E

H L

A>R: CY = 0

A=R: ZF = 1

A < R: CY = 1

CMP D

### **AFTER EXECUTION**

CY 01 Z 0


A 10

B C

D 20 E

H L

## **BEFORE EXECUTION**



A>M: CY=0

A=M: ZF=1

A<M: CY=1

CMP M

## **AFTER EXECUTION**

**B8** 

CY 0 ZF 1 A B8

H 20 L 50

B8=B8 :ZF=01

## CPI-Compare immediate data with accumulator

Opcode	Operand	
CPI	8 bit data	Immediate addressing, 2 m/c cycles, 7T states


- The 8-bit data is subtracted from the contents of accumulator
- \* The values being compared remainunchanged
- \* All flags are affected by the result of subtraction

#### **CPI 30H**

#### **BEFORE EXECUTION**

#### **AFTER EXECUTION**

CY Z
A BA



A>DATA: CY = 0

A=DATA: ZF = 1

A<DATA: CY=1

BA>30 : CY=00

#### Rotate

• Each bit in the accumulator can be shifted either left or right to the next position


#### **RLC-**Rotate accumulator left

Opcode	Operand	
RLC	none	Implicit addressing, 1 m/c cycle, 4T states

- \* Each binary bit of the accumulator is rotated left by one position
- ❖ Bit D7 is placed in the position of D0 as well as in the Carry flag
- \* CY is modified according to bit D7
- ❖ S, Z, P,AC are not affected

**Example:** RLC

#### **BEFORE EXECUTION**



#### AFTEREXECUTION

D7 D6 D5 D4 D3 D2 D1 D0 D7


## **RRC**-Rotate accumulator right

Opcode	Operand	
RRC	none	Implicit addressing, 1 m/c cycle, 4T states

- ❖ Each binary bit of the accumulator is rotated right by one position
- ❖ Bit D0 is placed in the position of D7 as well as in the Carry flag
- \* CY is modified according to bit D0
- ❖ S, Z, P,AC are not affected

**Example:** RRC

#### **BEFORE EXECUTION**



#### AFTEREXECUTION




#### RAL-Rotate accumulator left through carry

Opcode	Operand	
RAL	none	Implicit addressing, 1 m/c cycle, 4T states

- Each binary bit of the accumulator is rotated left by one position through the carry flag
- ❖ Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0
- \* CY is modified according to bit D7
- ❖ S, Z, P,AC are not affected

Example: RAL

#### **BEFORE EXECUTION**



#### AFTEREXECUTION




#### RAR-Rotate accumulator right through carry

Opcode	Operand	
RAR	none	Implicit addressing, 1 m/c cycle, 4T states

- ❖ Each binary bit of the accumulator is rotated right by one position through the carry flag
- ❖ Bit D0 is placed in the Carry flag, and the Carry flag is placed in the least significant position D7
- CY is modified according to bit D0
- ❖ S, Z, P,AC are not affected

**Example:** RAR

#### **BEFORE EXECUTION**



#### AFTEREXECUTION



## Com plement

- The contents of accumulator can be complemented
- Each 0 is replaced by 1 and each 1 is replaced by 0

#### **CMA-**Complement accumulator

Opcode	Operand	
CMA	none	Implicit addressing, 1 m/c cycle, 4T states

- \* The contents of the accumulator are complemented
- ❖ No flags are affected

**Example:** CMA

AFTEREXECUTION AFTERE

## **CMC-**Complement carry

#### Opcode Operand

**CMC** none 1 m/c cycle, 4T states

- \* The Carry flag is complemented
- \* No other flags are affected

**Example:** CMC

BEFORE EXECUTION

**AFTER EXECUTION** 





## **STC**-Set carry

Opcode	Operand	
STC	none	1 m/c cycle, 4T states

- ❖ The Carry flag is set to 1
- \* No other flags are affected

**Example:** STC

#### **Branch control instructions**

The branching instructions allows the microprocessor to change the sequence of program either unconditionally or under certain test conditions. The group includes

- (1) Jump instructions
- (2) Call and Returninstructions
- (3) Restart instructions

## JMP-Jump unconditionally

Opcode	Operand
JMP	16 bit address Immediate addressing, 3 m/c cycles, 10T states

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand

Example: JMP 2034 H

## JX-Jump conditionally


Opcode	Operand
JX	16 bit address Immediate addressing, 2/3 m/c cycles, 7/10T states

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW

Example: JZ 2034 H


Opcode	Description	Status Flags
JC	Jump if Carry	CY = 1
JNC	Jump if No Carry	CY = 0
JZ	Jump if Zero	Z = 1
JNZ	Jump if Not Zero	Z = 0
JPE	Jump if Parity Even	P= 1
JPO	Jump if Parity Odd	P= 0
JP	Jump if Result positive	S=0
JM	Jump if Result negative	S=1

#### **SUBROUTINE**




Memory Address	Machine Code	Mnemonics	Comments
2040	CD	CALL 2070H	;Call subroutine located at the memory
2041	70		; location 2070H
2042	20		
2043	NEXT	INSTRUCTION	

#### **CALL Instruction**



#### **RETURN Instruction**



## **CALL-Call unconditionally**

# Opcode Operand CALL 16 bit address Immediate/reg. indirect addressing, 5 m/c cycles, 18T states

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand

Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack

Example: CALL 2034 H

## **CX-**Call conditionally

Opcode	Operand
CX	16 bit address Immediate/Reg. indirect addressing, 2/5 m/c cycles, 9/18T states

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW

Example: CZ 2034 H

Opcode	Description	Status Flags
CC	Call if Carry	CY = 1
CNC	Call if No Carry	CY = 0
СР	Call if Positive	S = 0
CM	Call if Minus	S = 1
CZ	Call if Zero	Z = 1
CNZ	Call if Not Zero	Z = 0
СРЕ	Call if Parity Even	P= 1
СРО	Call if Parity Odd	P= 0

## **RET-**Return unconditionally

Opcode	Operand	
RET	none	Reg. indirect addressing, 3 m/c cycles, 10 T states

The program sequence is transferred from the subroutine to the calling program

The two bytes from the top of the stack are copied into the program counter, and program execution begins at the newaddress

**Example:** RET

## **RX**-Return conditionally

Opcode	Operand	
RX	none	Reg. indirect addressing, 1/3 m/c cycles, 6/12T states

The program sequence is transferred from the subroutine to the calling program based on the flag condition

The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address

Example: RZ

Opcode	Description	Status Flags
RC	Return if Carry	CY = 1
RNC	Return if No Carry	CY = 0
RP	Return if Positive	S = 0
RM	Return if Minus	S = 1
RZ	Return if Zero	Z = 1
RNZ	Return if Not Zero	Z = 0
RPE	Return if Parity Even	P= 1
RPO	Return if Parity Odd	P= 0

#### **RST**-Restart instruction

Opcode	Operand	
RST	0 -7	Reg. indirect addressing, 3 m/c cycles, 12 T states

- The RST instruction is a 1 byte specialized CALL instruction that jumps to one of the eight memory locations depending upon the operand
- These are used as software instructions in a program to transfer program execution to one of the eight locations


**Example:** RST 1 or RST 2

<b>Instruction Code</b>	Vector Address
RST 0	0*8=0000H
RST 1	1*8=0008H
RST 2	2*8=0010H
RST 3	3*8=0018H
RST 4	4*8=0020H
RST 5	5*8=0028H
RST 6	6*8=0030H
RST 7	7*8=0038H


#### Stack, I/O and machine control instructions

These instructions control the operation of microprocessor and include instructions related to stack operations

#### Stack



#### **PUSH and POP OPERATIONS**



## PUSH-Push the content of register pair/PSW to stack

Opcode	Operand	
PUSH	Reg. pair PSW	Register/Reg. indirect addressing, 3 m/c cycles, 12 T states

- PUSH Reg. pair-The content of register pair is pushed into stack
- PUSH PSW- Content of accumulator is pushed to stack. Contents of flag register is also pushed to the stack
- The content of stack pointer register is decremented by two to indicate new stack top

**Example:** PUSH D, PUSH PSW

## POP-Copy two bytes from top of stack into register pair/PSW

Opcode	Operand	
POP	Reg. pair PSW	Register/Reg. indirect addressing, 3 m/c cycles, 10 T states

- POP Reg. pair-The two bytes from the top of the stack is moved to the register pair
- POP PSW- Byte from the top of the stack is moved to the flag register. Byte from the incremented stack location is moved to the accumulator.
- The content of stack pointer register is incremented by two to indicate new stack top

**Example:** POP D, POP PSW

#### IN-Input to accumulator from input port

Opcode	Operand	
IN	8 bit port address	Direct addressing, 3 m/c cycles, 10 T states

- ☐ The data available on the input port is moved to the accumulator
- ☐ The second byte of the instruction contains the address of the port which is an 8 bit address
- ☐ No flags are affected

Example: IN 01H

#### **BEFORE EXECUTION**

PORT 80H

10

A

**IN 80H** 

**AFTER EXECUTION** 

PORT 80H

10

A

10

## **OUT-Out from accumulator to output port**

Opcode	Operand	
OUT	8 bit port address	Direct addressing, 3 m/c cycles, 10 T states

- ☐ The content of the accumulator is moved to the output port
- ☐ The second byte of the instruction contains the address of the port which is an 8 bit address
- ☐ No flags are affected

Example: OUT 00H

#### **BEFORE EXECUTION**

PORT 50H

**A** 40

## OUT 50H

**AFTER EXECUTION** 

PORT 50H

40

A

40

## NOP-No operation

Opcode	Operand		
NOP	none	1 m/c cycle, 4 T states	
□ No o execu	•	s performed when this instruction is	
☐ Registers and flags remain unaffected			
☐ Program counter content is incremented by 1			
Example: NOP			

## **HLT**-Halt

Opcode	Operand	
HLT	none	1 m/c cycle, 5 T states

- ❖ The CPU finishes executing the current instruction and halts any further program execution
- ❖ An interrupt or reset is necessary to exit from the halt state
- \* Registers and flags remain unaffected

**Example:** HLT

#### **DI**-Disable Interrupts

Opcode	Operand	
DI	none	1 m/c cycle, 4 T states

- \* When this instruction is executed, all the interrupts except TRAP are disabled
- \* The interrupt enable flip-flop is reset
- ❖ Flags remain unaffected

**Example: DI** 

#### **EI**-Enable Interrupts

Opcode	Operand	
EI	none	1 m/c cycle, 4 T states

- ❖ When this instruction is executed, all the interrupts are enabled. The interrupt enable flip-flop is set
- This instruction is necessary to re-enable the interrupts (except TRAP)
- Flags remain unaffected

**Example: EI** 

## **RIM-**Read Interrupt Mask


Opcode	Operand	
RIM	none	1 m/c cycle, 4 T states

❖ When this instruction is executed, the accumulator is loaded with pending interrupts, restart interrupt masks and the contents of SID

Flags remain unaffected

**Example: RIM** 

## **RIM-**Read Interrupt Mask



#### **SIM-**Set Interrupt Masks


Opcode	Operand	
SIM	none	1 m/c cycle, 4 T states

❖ When this instruction is executed, bits 0-5 of the accumulator are used in programming the restart interrupt masks. Bits 6-7 of the accumulator are used in making serial output on SOD line

Flags remain unaffected

**Example: SIM** 

## **SIM-Set Interrupt Masks**



#### **DAA-**Decimal Adjust Accumulator

## Opcode Operand DAA none Implicit addrsiing,1 m/c cycle, 4 T states

- ❖ After ADD instruction, the result is in binary. DAA instruction just placed after ADD instruction in the program operates on the result and gives the result in BCD. It uses AC and CY flags for decimal adjustment.6 is added to 4LSBs of the accumulator content if their value lies between A and F or AC flag is set to 1. 6 is added to 4MSBs of the accumulator content if their value lies between A and F or CY flag is set to 1.
- All Flags are affected.