



2.0 Instruction Set Architecture (ISA)



Instruction Set Architecture of a processor specifies:

- Instruction set (syntax and semantic)
- Data operand location
- Registers
 - How many
 - How to reference
 - How to use
- ISA viewed as:
 - User-Machine interface
 - Hiding hardware details




ARM Registers (PM12)

(Page-12 Programming Manual)



Figure 2. Processor core registers





ARM Register Usage (PM13)



Stack pointer (SP) register R13

In Thread mode, bit[1] of the CONTROL register indicates the stack pointer to use:

- 0: Main Stack Pointer (MSP)(reset value). On reset, the processor loads the MSP with the value from address 0x00000000.
- 1: Process Stack Pointer (PSP).

Operating System

User Program

Link register (LR) register R14

Stores return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFFF.

Program counter (PC) register R15

Contains the current program address. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004. Bit[0] of the value is loaded into the EPSR T-bit at reset and must be 1.


ARM Program Status Register (PM13)



Next instructions: to execute or not? By checking condition bits

Figure 3. APSR, IPSR and EPSR bit assignments

Conditional Execution!



Result of operation is

N = Negative

$$6 - 9 = -3$$

$$6 - 6 = 0$$

Z = Zero

$$6 + 6 = 12$$

C = Carry

6 + 3 = 9₁₀ in 3 binary bits?

V = Overflow



2.1 Instruction Encoding-1



- Example, 16-bit instruction:

- Move R1,R2

operation	source	destination
(Move opcode) 011001	001	010

- Given: 6-bit opcode, two 3-bit register numbers (R0...R7)
- Total: 12 bits
- Needs 2 bytes to accommodate 12 bits
 - 0000 0110 0100 1010



2.1 Instruction Encoding-2



- Example, Store R3,%00001111

operation	source	destination
(Store) 000111	011	00001111

- 6-bit operation, one 3-bit register number; 8-bit address

= 17 bits ; needs Two 16-bit words

Each machine instruction requires one or more consecutive words (for a 16-bit processor)



ARM 'ADD' Instruction (PM49)



ADD{S} {Rd, } Rn, <Rm | #imm>
< x | y > means (x or y)

where:

- **S:** causes an ADD or SUB instruction to update flags
- **Rd:** specifies the result register. If omitted, this value is assumed to take the same value as *Rn*, for example ADDS R1,R2 is identical to ADDS R1,R1,R2.
- **Rn:** specifies the first source register
- **Rm:** specifies the second source register
- **imm:** specifies a constant immediate value.

The ADD instruction adds the value in *Rn* to the value in *Rm* or an immediate value specified by *imm* and places the result in the register specified by *Rd*.

The ADDS instruction performs the same operation as ADD and also updates the N, Z, C and V flags.



ARM Instruction Set Format



32-bit Instructions
 $b_{31}...b_0$

Cond: N/Z/C/V
 $b_{31}...b_{28}$

Operation
 $b_{27}...b_{20}$

Operands
 $b_{19}...b_0$

Cond	0	0	1	Opcode								S	Rn	Rd	Operand 2																						
Cond	0	0	0	0	0	0	0	A	S				Rd	Rn	Rs	1	0	0	1					Rm													
Cond	0	0	0	0	0	1	U	A	S				RdHi	RdLo	Rn	1	0	0	1					Rm													
Cond	0	0	0	0	1	0	B	0	0				Rn	Rd	0	0	0	0	1	0	0	1		Rm													
Cond	0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1		Rn												
Cond	0	0	0	P	U	0	W	L					Rn	Rd	0	0	0	0	1	S	H	1		Rm													
Cond	0	0	0	P	U	1	W	L					Rn	Rd	Offset			1	S	H	1		Offset														
Cond	0	1	I	P	U	B	W	L					Rn	Rd	Offset																						
Cond	0	1	1																		1																
Cond	1	0	0	P	U	S	W	L					Rn	Register List																							
Cond	1	0	1	L	Offset																																
Cond	1	1	0	P	U	N	W	L					Rn	CRd	CP#	Offset																					
Cond	1	1	1	0	CP	Opc							CRn	CRd	CP#	CP	0							CRm													
Cond	1	1	1	0	CP	Opc	L							CRn	Rd	CP#	CP	1						CRm													
Cond	1	1	1	1	Ignored by processor																																

3 3 2 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

Data Processing /
PSR Transfer

Multiply

Multiply Long

Single Data Swap

Branch and Exchange

Halfword Data Transfer:
register offset

Halfword Data Transfer:
immediate offset

Single Data Transfer

Undefined

Block Data Transfer

Branch

Coprocessor Data
Transfer

Coprocessor Data
Operation

Coprocessor Register
Transfer

Software Interrupt

Total
57
instructions



Thumb ADD/SUB (TH5-7)



ARM7-TDMI-manual-pt3: Ch5 Sec7

???

Is a Subset of

Op	I	THUMB assembler	ARM equivalent	Action
0	0	ADD Rd, Rs, Rn	ADDS Rd, Rs, Rn	Add contents of Rn to contents of Rs. Place result in Rd.
0	1	ADD Rd, Rs, #Offset3	ADDS Rd, Rs, #Offset3	Add 3-bit immediate value to contents of Rs. Place result in Rd.
1	0	SUB Rd, Rs, Rn	SUBS Rd, Rs, Rn	Subtract contents of Rn from contents of Rs. Place result in Rd.
1	1	SUB Rd, Rs, #Offset3	SUBS Rd, Rs, #Offset3	Subtract 3-bit immediate value from contents of Rs. Place result in Rd.


ADD R0, R3, R4 ; R0 := R3 + R4

Offset3 = {000₂ to 111₂} = {0₁₀..7₁₀}

SUB R6, R2, #6 ; R6 := R2 - 6₁₀



Thumb ADD/SUB Encoding (TH5-7)






ARM & Thumb Architecture



- ARM: 32-bit RISC (Reduced Instruction Set Computer) architecture
 - 32-bit instructions and 32-bit data

- 16-bit vs 32-bit?

- Data
 - More bits, more information
 - Better accuracy






ARM & Thumb Architecture



- ARM: 32-bit RISC (Reduced Instruction Set Computer) architecture
 - 32-bit instructions and 32-bit data

- 16-bit vs 32-bit ?
 - instructions
 - Less bits, less space
 - Higher code density

(amount of space a program takes in memory)





Thumb Instruction Set



- Subset of ARM: most commonly-used 32-bit ARM instructions
 - ARM's 57 instructions vs Thumb's 36
- Thumb instructions are 16 bits vs ARM's 32 bits
- Use low registers R0-R7
- During execution, 16-bit Thumb instructions are mapped to the corresponding full 32-bit ARM instructions, having:
 - 32-bit registers
 - 32-bit address space
 - 32-bit ALU
 - 32-bit memory transfer



Thumb Instruction Set Format



16-bit Instructions																15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Op	Offset5					Rs			Rd			Move shifted register															
2	0	0	0	1	1	I	Op	Rn/offset3			Rs			Rd			Add/subtract														
3	0	0	1	Op	Rd			Offset8								Move/compare/add /subtract immediate															
4	0	1	0	0	0	0	Op	Rs			Rd			ALU operations																	
5	0	1	0	0	0	1	Op	H1	H2	Rs/Hs			Rd/Hd			Hi register operations /branch exchange															
6	0	1	0	0	1	Rd			Word8							PC-relative load															
7	0	1	0	1	L	B	0	Ro			Rb			Rd			Load/store with register offset														
8	0	1	0	1	H	S	1	Ro			Rb			Rd			Load/store sign-extended byte/halfword														
9	0	1	1	B	L	Offset5					Rb			Rd			Load/store with immediate offset														
10	1	0	0	0	L	Offset5					Rb			Rd			Load/store halfword														
11	1	0	0	1	L	Rd			Word8							SP-relative load/store															
12	1	0	1	0	SP	Rd			Word8							Load address															
13	1	0	1	1	0	0	0	0	S	SWord7							Add offset to stack pointer														
14	1	0	1	1	L	1	0	R	Rlist							Push/pop registers															
15	1	1	0	0	L	Rb			Rlist							Multiple load/store															
16	1	1	0	1	Cond					Soffset8							Conditional branch														
17	1	1	0	1	1	1	1	1	Value8							Software Interrupt															
18	1	1	1	0	0	Offset11										Unconditional branch															
19	1	1	1	1	H	Offset										Long branch with link															

Operation 5 to 10 bits

Operands 6 to 11 bits

Cond: N/Z/C/V

No conditional execution