

A

B

C


D

A


B

C


D



Title FPGA System Power		
Size A3	Number	Revision 1
Date: 10/23/2020	Sheet 2 of 7	
File: C:\Users\...\FPGA_Power_Bank.SchDoc	Drawn By: PotatoPotato	




U2B




XC7A35T-1CPG236C

U2C




XC7A35T-1CPG236C

U2D



XC7A35T-1CPG236C



Title

FPGA GPIO/CLK

Size

A

Number

Revision

1

Date:





10/23/2020

Sheet 4 of 7

File:

C:\Users\...\FPGA_IO.SchDoc

Drawn By: **FotatoPotato**



Title FT601 USB Controller		
Size A	Number	Revision 1
Date:	10/23/2020	Sheet 5 of 7
File:	C:\Users\...\USB_Controller.SchDoc	Drawn By: FotatoPotato

A

A

B


B

C

C

D

D




Title		
FPGA PCIE		
Size	Number	Revision
A		1
Date:	10/23/2020	Sheet 6 of 7
File:	C:\Users\...\FPGA_PCIE.SchDoc	Drawn By: FotatoPotato

1

2

3

4



- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCI_Express_CEM_r2.0.pdf, Page 84.
- Stackup is not specified in PCI_Express_CEM_r2.0.pdf, nor implemented in this template.

Sheet Title **PCI Express x4 Top Sheet**

Project Title **PCI Express x4 Low profile card**

Size: **A4**

Item:

Revision:

Date: 10/23/2020 Time: 8:31:20 PM Sheet 1 of 2

File: PCI Express 16765X6890 64PIN Low profile.schdoc

Altium
IBP Shanghai
Level 3 - Building 3
No.168 Linhong Road
Shanghai 200335, China



1

2

3

4