








































Title		
Power Supplies		
Size	Number	Revision
A2		B
Date	2/28/2023	Sheet 3 of 10
File	C:\Users\...Power Supplies\SchDoc	Drawn By: Dragon_Engineer











Title FPGA Decoupling		
Size A3	Number	Revision A
Date: 2/28/2023	Sheet 3 of 15	
File: C:\Users\... \FPGA Power.SchDoc	Drawn By: Dragon Enjoyer	

SDRAM Interface generated by Vivado MIG for DDR3-1600
 Bank 0 is currently set to the following:
 - Bank 0 is 16GB
 - Bank 1 is 16GB
 - Bank 2 is 16GB
 - Bank 3 is 16GB


Note: SET OFF to RST_48
 RST_48 is currently set to the following:
 - RST_48 is 16GB
 - RST_48 is 16GB
 - RST_48 is 16GB
 - RST_48 is 16GB







Title FPGA Configuration			
Size A3	Number	Revision A	
Date: 2/28/2023	Sheet 5 of 15		
File: C:\Users\...\FPGA Configuration.SchDoc	Drawn By: Dragon Enjoyer		

Note:
GTY Quad 224 used for PCIe Gen 3 x4
GTY Quad 225 Used for DPIN and Out
GTY Quad 226 Used for Free High Speed IO
Each GTY is capable of 16Gb/s
User GTY's are denoted by GTY_URX/UTX
Displayport GTY's are denoted by DP_RXL/TXL where L represents the Lane number
PCIe GTY's are denoted by PCIe_RXL/TXL where L represents the Lane number



Termination Resistors not needed
Keep DRAM Close to FPGA and use ODT




Address



Bank Address in Bank Group


Bank Group






Data Bus




DDR IO





























Title			
USB JTAG			
Size	Number	Revision	
A3		A	
Date:	2/28/2023	Sheet 9 of 15	
File:	C:\Users\...\USB JTAG.SchDoc	Drawn By: Dragon Enjoyer	




Title		
Fan Control		
Size	Number	Revision
A		B
Date:	2/28/2023	Sheet 10 of 15
File:	C:\Users\...\Thermal Control.SchDoc	Drawn By: Dragon Enjoyer




Title		
User LED's		
Size	Number	Revision
A4		A
Date:	2/28/2023	Sheet# of 15
File:	C:\Users\...\LEDs.SchDoc	Drawn By: Dragon Enjoyer







Debounce Caps



Title User Switches		
Size A4	Number	Revision A
Date: 2/28/2023	Sheet # of 15	
File: C:\Users\...\Switches.SchDoc	Drawn By: Dragon Enjoyer	



Title Temp SNS ADC		
Size A4	Number	Revision A
Date: 2/28/2023	Sheet # of 15	
File: C:\Users\...\TempMonADC.SchDoc	Drawn By: Dragon Enjoyer	



Sheet Title **PCI Express x16 164Pin**

Project Title **PCIExpress x16 Recommended Length card**

Size: **A4**

Item:

Revision:

Date: **2/28/2023**

Time: **1:11:49 AM**

Sheet * of *

File: **CON_PCI_Express_X16_164PIN.SchDoc**

Altium
IBP Shanghai
Level 3 - Building 3
No.168 Linhong Road
Shanghai 200335, China

