





ETHERNET PHY



TITLE	= Ethernet PHY
PROJECT	= Project Santa
DRAWN_BY	= TJM
TIMESTAMP	= 8:52:40 PM 29/01/2025
© 2019 - THOMAS JAMES MERRY - ALL RIGHTS RESERVED	





ETHERNET PHY



TITLE	= Ethernet PHY
PROJECT	= Project Santa
DRAWN_BY	= TJM
TIMESTAMP	= 8:52:40 PM 29/01/2025
© 2019 - THOMAS JAMES MERRY - ALL RIGHTS RESERVED	



FPGA



TITLE	=	FPGA 1
PROJECT	=	Project Santa
DRAWN_BY	=	TJM
TIMESTAMP	=	8:52:40 PM 29/01/2025
© 2019 - THOMAS JAMES MERRY - ALL RIGHTS RESERVED		



FPGA 2

A

A

B




B

C

C

D


D



TITLE	=	FPGA 2
PROJECT	=	Project Santa
DRAWN_BY	=	TJM
TIMESTAMP	=	8:52:41 PM 29/01/2025
© 2019 - THOMAS JAMES MERRY - ALL RIGHTS RESERVED		





LED STRING DRIVERS



TITLE	= Light Connectors
PROJECT	= Project Santa
DRAWN_BY	= TJM
TIMESTAMP	= 8:52:41 PM 29/01/2025
© 2019 - THOMAS JAMES MERRY - ALL RIGHTS RESERVED	








TOP



TITLE	= Top Sheet
PROJECT	= Project Santa
DRAWN_BY	= TJM
TIMESTAMP	= 8:52:41 PM 29/01/2025
© 2019 - THOMAS JAMES MERRY - ALL RIGHTS RESERVED	



FPGA POWER



TITLE	=	Power
PROJECT	=	Project Santa
DRAWN_BY	=	TJM
TIMESTAMP	=	8:52:41 PM 29/01/2025
© 2019 - THOMAS JAMES MERRY - ALL RIGHTS RESERVED		



