数字逻辑与处理器基础 单周期处理器大作业

姓名: 陈彦旭

学号: 2022010597 班级: 无24

实验目的

- 1. 掌握 MIPS 单周期处理器的控制通路和数据通路的设计原理和 RTL 实现方法;
- 2. 利用 Vivado 对处理器进行时序和面积分析,掌握评估处理器性能的关键指标;
- 3. 添加简易神经网络运算单元,掌握从算法映射到硬件的加速原理;

Part1: MIPS 单周期 CPU 设计

(a) 根据对各个控制信号的理解,完成 MIPS 指令集子集与控制信号的真值表(如下表所示,填 0、 1、 2、 x 等),并根据填写的真值表完成 single-cycle 文件夹中控制器模块 Control.v 的 Verilog 代码实现。

控制信号解读:

PCSrc[1:0]: 00—分支或顺序指令, 01—跳转指令, else—jr指令

Branch: 是否为分支指令, Branch & Zero 有效时为分支指令

RegWrite: 寄存器堆写入有效

RegDest[1:0]: 写入寄存器选择, 00—rt, 01—rd, else—\$ra

MemRead: 内存读取有效

MemWrite: 内存写入有效

MemtoReg[1:0]:写回寄存器堆的来源,00—ALUOut,01—内存读取结果,else—PC+4 (jal指令)

ALUSrc1: ALU 的第一个操作数来源, 0—寄存器堆第一个读取端口 \$rs, 1—Instruction[10:6]

(shamt)

ALUSrc2: ALU 的第二个操作数来源, 0—寄存器堆第二个读取端口 \$rt, 1—立即数

ExtOp: 立即数扩展, 1—符号扩展, 0—无符号扩展

LuOp: 加载立即数到高位,只有 lui 用到。1—lui,0—立即数扩展结果

对于 lui 指令: 将立即数加载到寄存器的高16位, R[rt]={imm, 16'b0}

控制信号真值表:

	PCSrc[1:0]	Branch	RegWrite	RegDest[1:0]	MemRead	MemWrite	MemtoReg[1:0]	ALUSrc1	ALUSrc2	ExtOp	LuOp
lw	00	0	1	00	1	0	01	0	1	1	0
SW	00	0	0	х	х	1	х	0	1	1	0
lui	00	0	1	00	х	0	х	0	1	х	1

	PCSrc[1:0]	Branch	RegWrite	RegDest[1:0]	MemRead	MemWrite	MemtoReg[1:0]	ALUSrc1	ALUSrc2	ExtOp	LuOp
add	00	0	1	01	×	0	00	0	0	х	х
addu	00	0	1	01	×	0	00	0	0	х	х
sub	00	0	1	01	x	0	00	0	0	х	х
subu	00	0	1	01	×	0	00	0	0	х	х
addi	00	0	1	00	×	0	00	0	1	1	0
addiu	00	0	1	00	×	0	00	0	1	1	0
mul	00	0	1	01	×	0	00	0	0	х	х
and	00	0	1	01	х	0	00	0	0	х	х
or	00	0	1	01	×	0	00	0	0	х	х
xor	00	0	1	01	х	0	00	0	0	х	х
nor	00	0	1	01	×	0	00	0	0	х	х
andi	00	0	1	00	×	0	00	0	1	0	0
sll	00	0	1	01	х	0	00	1	0	х	х
srl	00	0	1	01	×	0	00	1	0	х	х
sra	00	0	1	01	х	0	00	1	0	х	х
slt	00	0	1	01	×	0	00	0	0	х	х
sltu	00	0	1	01	х	0	00	0	0	х	х
slti	00	0	1	00	х	0	00	0	1	1	0
sltiu	00	0	1	00	×	0	00	0	1	1	0
beq	00	1	0	х	х	0	х	0	×	1	х
j	01	0	0	х	х	0	х	×	×	х	х
jal	01	0	1	10	х	0	10	×	×	х	х
jr	10	0	0	х	х	0	×	х	х	×	х

根据上面的真值表,在文件 Control.v 中添加控制信号代码:

```
1 // Control.v
    2
                  module Control(
    3
                                                         input [6 -1:0] OpCode
    4
                                                         input [6 -1:0] Funct
    5
                                                         output [2 -1:0] PCSrc
    6
                                                         output Branch
    7
                                                         output RegWrite
    8
                                                         output [2 -1:0] RegDst
    9
                                                         output MemRead
10
                                                         output MemWrite
11
                                                         output [2 -1:0] MemtoReg ,
12
                                                         output ALUSrc1
13
                                                         output ALUSrc2
14
                                                         output ExtOp
15
                                                         output LuOp
16
                                                         output [4 -1:0] ALUOp
17
                                     );
18
19
20
                                     // Your code below (for question 1)
21
                                     //
22
                                     //
23
                                      // PCSrc: 1-j,jal. 2-jr. 0-branch,else
24
                                     assign PCSrc[1:0] = (OpCode == 6'h02 || OpCode == 6'h03)? 1 : (OpCode == 6'h03)? 1 : (OpC
                   6'h0 && Funct == 6'h08) ? 2 : 0;
25
```

```
// branch: 1-beq. 0-else
26
27
        assign Branch = (OpCode == 6'h04) ? 1'b1 : 1'b0;
28
        // RegWrite: 0-sw,beq,j,jr. 1-else
29
30
        assign RegWrite = (OpCode == 6'h2b || OpCode == 6'h04 || OpCode == 6'h02
    | | (OpCode == 6'h0 && Funct == 6'h08)) ? 0 : 1;
31
        // RegDst: 0-lw, lui, addi, addiu, andi, slti, sltiu. 2-jal. 1-else
32
        assign RegDst = (OpCode == 6'h23 || OpCode == 6'h0f || OpCode == 6'h08
33
    || OpCode == 6'h09 || OpCode == 6'h0c || OpCode == 6'h0a || OpCode == 6'h0b)
    ? 0 : (OpCode == 6'h03) ? 2 : 1;
34
35
        // MemRead: 1-lw. 0-else
        assign MemRead = (OpCode == 6'h23) ? 1 : 0;
36
37
38
        // MemWrite: 1-sw. 0-else
39
        assign MemWrite = (OpCode == 6'h2b) ? 1 : 0;
40
41
        // MemtoReg: 1-lw. 2-jal. 0-else
42
        assign MemtoReg = (OpCode == 6'h23) ? 1 : (OpCode == 6'h03 || (OpCode ==
    6'h00 && Funct == 6'h09)) ? 2 : 0;
43
44
        // ALUSrc1: 1-sll,srl,sra. 0-else
45
        assign ALUSrc1 = (OpCode == 6'h00 \&\& (Funct == 6'h00 || Funct == <math>6'h02
    | | Funct == 6'h03) ? 1 : 0;
46
        // ALUSrc2: 1-lw,sw,lui,addi,addiu,andi,slti,sltiu. 0-else
47
48
        assign ALUSrc2 = (OpCode == 6'h23 || OpCode == 6'h2b || OpCode == 6'h0f
    || OpCode == 6'h08 || OpCode == 6'h09 || OpCode == 6'h0c || OpCode == 6'h0a
    | | OpCode == 6'h0b) ? 1 : 0;
49
50
        // ExtOp: 0-andi. 1-else
51
        assign ExtOp = (OpCode == 6'hOc) ? 0 : 1;
52
53
        // LuOp: 1-lui. 0-else
54
        assign LuOp = (OpCode == 6'hOf) ? 1 : 0;
55
        //
56
        //
57
        // Your code above (for question 1)
58
59
        // set ALUOp
60
        assign ALUOp[2:0] =
                (OpCode == 6'h00)? 3'b010:
61
                (opCode == 6'h04)? 3'b001:
62
63
                (opCode == 6'h0c)? 3'b100:
                (\text{OpCode} == 6'h0a \mid | \text{OpCode} == 6'h0b)? 3'b101:
64
                (OpCode == 6'h1c \&\& Funct == 6'h02)? 3'b110:
65
               3'b000; //mul
66
67
        assign ALUOp[3] = OpCode[0];
68
69
70
    endmodule
```


(b) 阅读 MIPS Assembly 1-1 中的指令代码。这段程序运行足够长时间后,寄存器\$v0, \$v1, \$a0, \$a1, \$a2, \$a3, \$t0, \$t2, \$t3 (分别对应 2-11 号寄存器) 中的值应该是多少?

计算得到:


寄存	值
\$v0	0
\$v1	1
\$a0	12123
\$a1	-12345
\$a2	-809041920
\$a3	-12345
\$t0	-809029797
\$t1	-3160273
\$t2	-12123
\$t3	12123

(c) 将 Inst-q1-1.txt 中的代码粘贴至 InstructionMemory.v 的相应位置,Data-q1.txt 中的代码粘贴至 DataMemory.v 的相应位置;以 test_cpu.v 为顶层文件进行仿真。请给出 b 问中所有寄存器的仿真波形图,验证计算结果和仿真结果是否一致,验证单周期处理器的正确性。

控制信号的仿真波形如下:



寄存器的波形如下:



根据波形,得到对应寄存器的值如下表:

寄存器编号	寄存器	值 (十六进制)	值 (十进制)
2	\$v0	0000 0000	0
3	\$v1	0000 0001	1
4	\$a0	0000 2F5B	12123
5	\$a1	FFFF CFC7	-12345
6	\$a2	CFC7 0000	-809041920
7	\$a3	FFFF CFC7	-12345
8	\$t0	CFC7 2F5B	-809029797
9	\$t1	FFCF C72F	-3160273
10	\$t2	FFFF D0A5	-12123
11	\$t3	0000 2F5B	12123

可见仿真结果与计算结果一致。

(d) 阅读 MIPS Assembly 1-2 中的指令代码。该代码实现了乘累加运算,这段程序运行足够长时间后,寄存器 \$a0, \$a1, \$s0 中的值应该是多少?

如下表:

寄存器	值
\$a0	32


寄存器	值
\$a1	32
\$s0	887

其中 \$s0 中的计算结果由下式得到:

$$-45 \times 3 + 40 \times 36 + (-2) \times 6 + (-7) \times 58 = 887 \tag{1}$$

(e) 将 Inst-q1-2.txt 中的代码(对应 MIPS Assembly 1-2)粘贴至 InstructionMemory.v 的相应位置,Data-q1.txt 中的代码粘贴至 DataMemory.v 的相应位置;使用 Vivado 等软件进行仿真,顶层仿真模块为 test_cpu.v。请给出 d 问中所有寄存器的仿真波形图,验证乘法指令的功能正确性。

仿真结果如下:




寄存器编号	寄存器	值 (十六进制)	值 (十进制)
4	\$a0	0000 0020	32
5	\$a1	0000 0020	32
16	\$s0	0000 0377	887

可见仿真结果与计算结果一致。

(f) 基于 Vivado 工具对处理器进行综合并开展静态时序分析。要求使用附件中的约束文件 (xdc_for_both.xdc), FPGA 型号选择为: xc7a35tcsg324-1。根据 Vivado的资源和时序分析报告,分析说明 CPU 所可能达到的最高时钟频率和硬件资源开销。请在实验报告中附上综合分析资源和时序报告截图。


时序分析:



最高时钟频率为:

$$f_{max} = \frac{1}{1000 - 973.317} \text{GHz} = 37.477 \text{MHz}$$
 (2)


逻辑资源占用:



Reports Des	ign Runs DRC	Methodology	Power	Timing	Utilization	×	
-------------	--------------	-------------	-------	--------	-------------	---	--

Summary

Resource	Utilization	Available	Utilization %
LUT	2935	20800	14.11
FF	8392	41600	20.17
DSP	3	90	3.33
Ю	68	210	32.38



Part2: 神经网络加速单元设计

(a) Control.v 和 ALUControl.v 文件中(如有需要,也可以在其他文件中进行相应修改)补充 mac 指令相关控制逻辑的 RTL 实现,并在 ALU.v 文件中实现 2个 8-bit 向量的 MAC 运算。

mac 指令的控制信号:

PCSrc[1:0]	Branch	RegWrite	RegDest[1:0]	MemRead	MemWrite	MemtoReg[1:0]	ALUSrc1	ALUSrc2	ExtOp	LuOp
00	0	1	01	×	0	00	0	0	х	х

可见 mac 指令与 add 指令控制信号相同,都可以归为普通的 R 型指令,因此在文件 Control.v 中无需作出修改。

在文件 ALUControl.v 中,增加 ALU 运算类型 aluMAC:

```
1 // ALUControl.v
 2
    module ALUControl(
            input [4 -1:0] ALUOp
 3
 4
            input [6-1:0] Funct
 5
            output reg [5 -1:0] ALUCtl,
 6
            output Sign
 7
        );
 8
 9
        // Add your code below (for question 2 and question 3)
10
        // funct number for different operation
        parameter aluAND = 5'b00000;
11
12
        parameter aluor = 5'b00001;
13
        parameter aluADD = 5'b00010;
14
        parameter alusub = 5'b00110;
15
        parameter aluSLT = 5'b00111;
16
        parameter aluNOR = 5'b01100;
17
        parameter aluxor = 5'b01101;
18
        parameter aluSLL = 5'b10000;
19
        parameter aluSRL = 5'b11000;
20
        parameter aluse = 5'b11001;
21
        parameter aluMUL = 5'b11010; //mul
22
        // for question 2 and 3:
23
        parameter aluMAC = 5'b11011; //mac
24
25
        // Sign means whether the ALU treats the input as a signed number or an
    unsigned number
26
        assign Sign = (ALUOp[2:0] == 3'b010)? ~Funct[0]: ~ALUOp[3];
27
28
        // set aluFunct
29
        reg [4:0] aluFunct;
30
        always @(*)
        case (Funct)
31
32
            6'b00_0000:
33
                aluFunct <= aluSLL; //sll</pre>
34
            6'b00_0010:
                aluFunct <= aluSRL; //srl</pre>
35
36
            6'b00_0011:
37
                 aluFunct <= aluSRA; //sra
            6'b10_0000:
38
```

```
39
                  aluFunct <= aluADD; //add</pre>
40
             6'b10_0001:
41
                  aluFunct <= aluADD; //addu
             6'b10_0010:
42
43
                  aluFunct <= aluSUB; //sub</pre>
44
             6'b10_0011:
                  aluFunct <= aluSUB; //subu</pre>
45
             6'b10_0100:
46
47
                  aluFunct <= aluAND; //and</pre>
48
             6'b10_0101:
49
                  aluFunct <= aluOR; //or</pre>
50
             6'b10_0110:
51
                  aluFunct <= aluXOR; //xor</pre>
52
             6'b10_0111:
53
                  aluFunct <= aluNOR; //nor</pre>
54
             6'b10_1010:
55
                  aluFunct <= aluSLT; //slt</pre>
             6'b10_1011:
56
57
                  aluFunct <= aluSLT; //sltu
58
             // for question2: mac
59
             6'b10_1101:
                  aluFunct <= aluMAC; //mac:0x2e
60
61
             default:
62
                  aluFunct <= aluADD;</pre>
63
         endcase
64
         // set ALUCtrl
65
66
         always @(*)
67
         case (ALUOp[2:0])
             3'b000:
68
69
                 ALUCtl <= aluADD;
70
             3'b001:
71
                 ALUCtl <= aluSUB; //beq
72
             3'b100:
73
                 ALUCtl <= aluAND; //andi
74
             3'b101:
75
                 ALUCtl <= aluSLT; //slti, sltiu
             3'b010:
76
77
                 ALUCtl <= aluFunct;
78
             3'b110:
79
                 ALUCtl <= aluMUL; //mul
80
             default:
81
                 ALUCtl <= aluADD;
82
         endcase
83
         // Add your code above (for question 2 and question 3)
84
85
    endmodule
```

在文件 ALU.v 中, in1 代表 \$rs , in2 代表 \$rt , 因此修改代码如下:

```
1  // Hint: ALU port may be changed (for question 3)
2  module ALU(
3    input [32 -1:0] in1    ,
```

```
4
             input [32 -1:0] in2
 5
             input [5 -1:0] ALUCtl
 6
             input Sign
 7
             output reg [32 -1:0] out ,
 8
             output zero
9
             // for question3:
10
            output reg [32 -1:0] out2
11
        );
        // zero means whether the output is zero or not
12
13
        assign zero = (out == 0);
14
15
        wire ss;
16
        assign ss = \{in1[31], in2[31]\};
17
        wire lt_31;
18
19
        assign 1t_31 = (in1[30:0] < in2[30:0]);
20
21
        // lt_signed means whether (in1 < in2)</pre>
22
        wire lt_signed;
23
        assign lt\_signed = (in1[31] \land in2[31])?
24
                ((ss == 2'b01)? 0: 1): 1t_31;
25
        // Add your code below (for question 2 and question 3)
26
27
28
        // different ALU operations
29
        always @(*)
30
        case (ALUCt1)
31
             5'b00000:
32
                 out <= in1 & in2;
33
             5'b00001:
34
                 out <= in1 | in2;
35
             5'b00010:
36
                 out <= in1 + in2;
37
             5'b00110:
38
                 out <= in1 - in2;
39
             5'b00111:
40
                 out <= {31'h00000000, Sign? lt_signed: (in1 < in2)};</pre>
41
             5'b01100:
42
                 out <= ~(in1 | in2);
43
             5'b01101:
44
                 out <= in1 \ in2;
45
             5'b10000:
46
                 out <= (in2 << in1[4:0]);
47
             5'b11000:
48
                 out <= (in2 >> in1[4:0]);
49
             5'b11001:
50
                 out <= ({{32{in2[31]}}}, in2} >> in1[4:0]);
51
                 out <= in1 * in2; // mul
52
53
             // for question2: mac
54
             5'b11011:
55
                 out <= $signed(in1[7:0]) * $signed(in2[7:0]) +</pre>
56
                 signed(in1[15:8]) * signed(in2[15:8]) +
57
                 $signed(in1[23:16]) * $signed(in2[23:16]) +
                 $signed(in1[31:24]) * $signed(in2[31:24]);
58
             default:
59
```

```
60          out <= 32'h00000000;
61          endcase
62
63          // Add your code above (for question 2 and question 3)
64
65          endmodule</pre>
```

使用 \$signed() 使得 8 bit 向量变为有符号整数,作为补码参与运算。

(b) 阅读 MIPS Assembly 2 中的指令代码。这段程序运行足够长时间后,寄存器 \$s0, \$s1, \$s2, \$s3 中的值应该是多少?


根据代码我们得到:

```
t0 = 0xd328fef9 = 11010011\_00101000\_111111110\_111111001 = -45\_40\_2\_7
t1 = 0x0324063a = 00000011\_00100100\_00000110\_00111010 = 3\_36\_6\_58
t2 = 0x12da0c13 = 00010010\_11011010\_00001100\_00010011 = 18\_38\_12\_19
t3 = 0xde1015d6 = 11011110\_00010000\_00010101\_11010110 = -34\_16\_21\_42
t4 = 0xdaf20624 = 11011010\_111110010\_00000110\_00100100 = -38\_14\_6\_36
t5 = 0xc31f27c9 = 11000011\_000111111\_001001111\_11001001 = -61\_31\_39\_55
t6 = 0x3ce4c0c6 = 00111100\_11100100\_11000000\_11000110 = 60\_28\_64\_58
t7 = 0x12ea09c2 = 00010010\_11101010\_00001001\_11000010 = 18\_22\_9\_62
s0 = t0 \times t4 = -45 \times -38 + 40 \times -14 + -2 \times 6 + -7 \times 36 = 886
a0 = t1 \times t5 = 3 \times -61 + 36 \times 31 + 6 \times 39 + 58 \times -55 = -2023
s0 = t0 \times t4 + t1 \times t5 = -1137
s1 = t0 \times t6 = -45 \times 60 + 40 \times -28 + -2 \times -64 + -7 \times -58 = -3286
a0 = t1 \times t7 = 3 \times 18 + 36 \times -22 + 6 \times 9 + 58 \times -62 = -4280
s1 = t0 \times t6 + t1 \times t7 = -7566
s2 = t2 \times t4 = 18 \times -38 + -38 \times -14 + 12 \times 6 + 19 \times 36 = 604
a0 = t3 \times t5 = -34 \times -61 + 16 \times 31 + 21 \times 39 + -42 \times -55 = 5699
s2 = t2 \times t4 + t3 \times t5 = 6303
s3 = t2 \times t6 = 18 \times 60 + -38 \times -28 + 12 \times -64 + 19 \times -58 = 274
a0 = t3 \times t7 = -34 \times 18 + 16 \times -22 + 21 \times 9 + -42 \times -62 = 1829
s3 = t2 \times t6 + t3 \times t7 = 2103
```

寄存器	值
\$s0	-1137
\$s1	-7566
\$s2	6303
\$s3	2103

(c) 将 Inst-q2.txt 的代码粘贴至 InstructionMemory.v 的相应位置,将 Data-q2-q3.txt 的代码粘贴至 DataMemory.v 的相应位置,以 test_cpu.v 为顶层模块进行仿真。请给出 b 问中所有寄存器的仿真波形图,验证 b 问中计算结果是否与仿真结果一致,验证 mac 指令的功能正确性。

仿真结果如下:



可得:

寄存器编号	寄存器	值 (十六进制)	值 (十进制)
16	\$s0	FFFF FB8F	-1137
17	\$ s1	FFFF E272	-7566
18	\$s2	0000 189F	6303
19	\$s3	0000 0837	2103

可见,寄存器中存储的计算结果与仿真结果一致,验证了 mac 指令的正确性。

(d) 请简要分析,实验内容 2 引入的低位宽单周期 mac 指令与实验内容 1 通过组合精简指令实现乘累加运算这两种实现方式的区别与特点。

实验1中相乘累加的操作,是直接对寄存器中存储的数进行相乘,因此操作数的位宽是32,数字范围是。而且实验1是对"乘累加"的算法级实现,拆解为一个个简单的指令,并通过循环和访存实现,速度较慢。

实验2中 mac 指令所操作的两个寄存器,将32位划分为4个区域,因此没个寄存器各自存储了4个8 bit数,范围只有。但是 mac 指令是对乘累加的指令级实现,通过增加 ALU 的计算复杂度完成计算,运行速度快,性能大大提升。

Part3: 激活函数计算

(a) 在实验内容 2 的基础上添加 relu 指令数据通路与控制逻辑的 RTL 实现。(提示:该指令 1 个周期内需要从 \$rs, \$rd 读取数据,再写入 \$rs 和\$rd,因此需要在寄存器堆中增加一个写端口和写使能信号,并且可能需要修改 ALU 的输出端口)。请在实验报告中简要写出你的设计思路,并粘贴关键代码。

relu 指令的功能:

$$relu \quad rd \quad rs: \quad rd = max(rd,0) \quad rs = max(rs,0)$$
 (3)

根据 relu 指令,寄存器堆原有的 WriteRegister 控制信号 RegDest=2'01,即为 rd,写入的数据 WriteData=max{rd,0}由 ALU 计算得到。现在增加一个能够写入 \$rs 的端口 WriteRegister2,添加写使能控制信号 RegWrite2,且有 WriteRegister2=Instruction[25:21], WriteData2=max{rs,0}。要从寄存器堆的第二个读取端口 Read_register2 读取到寄存器 rd,可

WriteData2=max{rs, 0}。要从寄存器堆的第二个读取端口 Read_register2 读取到寄存器 rd,可以根据 Regwrite2 判断读取 rt 还是 rd, 也即增加: assign Read_register2 = (Regwrite2 == 1)? Instruction[15:11]: Instruction[20:16]; 。

relu 指令的控制信号:

PCSrc[1:0]	Branch	RegWrite	RegWrite2	RegDest[1:0]	MemRead	MemWrite	MemtoReg[1:0]	ALUSrc1	ALUSrc2	ExtOp	LuOp
00	0	1	1	01	x	0	00	0	0	х	х

除了增加一个寄存器堆写使能信号 Regwrite2 以外,其他控制信号也都与 add 指令相同,因此文件 Control.v 文件无需进行修改。

为寄存器堆中增加一个写端口和写使能信号,在文件 RegisterFile.v 中添加三个信号:新的写入寄存器编号 Write_register2 ,新的寄存器写使能控制信号 RegWrite2 ,新的写入寄存器数据 Write_data2 。

```
1 // Hint: Add a new write port & write-enable signal for the registerfile (for
    question 3)
    module RegisterFile(
 2
 3
            input reset
 4
            input clk
 5
            input RegWrite
 6
            input [5 -1:0] Read_register1,
 7
            input [5 -1:0] Read_register2,
 8
            input [5 -1:0] Write_register,
            input [32 -1:0] Write_data
 9
            output [32 -1:0] Read_data1
10
11
            output [32 -1:0] Read_data2
            // question3: Add a write port and write enable signal
12
13
            input [5 -1:0] Write_register2,
            input RegWrite2,
14
15
            input [32 -1:0] Write_data2
16
        );
17
18
19
        // RF_data is an array of 32 32-bit registers
        // here RF_data[0] is not defined because RF_data[0] identically equal to
20
21
        reg [31:0] RF_data[31:1];
22
        // read data from RF_data as Read_data1 and Read_data2
23
24
        assign Read_data1 = (Read_register1 == 5'b00000)? 32'h000000000:
    RF_data[Read_register1];
25
        assign Read_data2 = (Read_register2 == 5'b00000)? 32'h00000000:
    RF_data[Read_register2];
26
27
        integer i;
        // write Wrtie_data to RF_data at clock posedge
28
29
        always @(posedge reset or posedge clk)
30
            if (reset)
```

```
for (i = 1; i < 32; i = i + 1)
31
32
                      RF_data[i] <= 32'h000000000;</pre>
33
             else begin
                 if (RegWrite && (Write_register != 5'b00000))
34
35
                      RF_data[Write_register] <= Write_data;</pre>
36
                  if (RegWrite2 && (Write_register2 != 5'b00000))
                      RF_data[Write_register2] <= Write_data2;</pre>
37
38
             end
39
    endmodule
```

文件 Control.v 中添加控制信号 Regwrite2:

```
1
  2
           module Control(
  3
                                  input [6 -1:0] OpCode
  4
                                  input [6-1:0] Funct
  5
                                  output [2 -1:0] PCSrc
  6
                                  output Branch
  7
                                  output RegWrite
  8
                                  output [2 -1:0] RegDst
  9
                                  output MemRead
10
                                  output MemWrite
11
                                  output [2 -1:0] MemtoReg,
12
                                  output ALUSrc1
13
                                  output ALUSrc2
14
                                  output ExtOp
15
                                  output LuOp
16
                                  output [4 -1:0] ALUOp
17
                                  // for question3:
                                  output RegWrite2
18
19
20
                      );
21
                      // Add your code below (for question 2 and question 3)
22
23
24
                      // Your code below (for question 1)
25
                      //
26
                      //
27
                      // PCSrc: 1-j,jal. 2-jr. 0-branch,else
28
                      assign PCSrc[1:0] = (OpCode == 6'h02 || OpCode == 6'h03)? 1 : (OpCode ==
            6'h0 && Funct == 6'h08) ? 2 : 0;
29
30
                      // branch: 1-beq. 0-else
                      assign Branch = (OpCode == 6'hO4) ? 1'b1 : 1'b0;
31
32
33
                      // RegWrite: 0-sw,beq,j,jr. 1-else
34
                      assign RegWrite = (OpCode == 6'h2b || OpCode == 6'h04 || OpCode == 6'h02
            | | (OpCode == 6'h0 \&\& Funct == 6'h08)) ? 0 : 1;
35
36
                      // RegDst: 0-lw, lui, addi, addiu, andi, slti, sltiu. 2-jal. 1-else
37
                      assign RegDst = (OpCode == 6'h23 || OpCode == 6'h0f || OpCode == 6'h08
            | | OpCode == 6'h09 | OpCode == 6'h0c | OpCode == 6'h0b | OpCode
            ? 0 : (OpCode == 6'h03) ? 2 : 1;
```

```
38
39
        // MemRead: 1-lw. 0-else
40
        assign MemRead = (OpCode == 6'h23) ? 1 : 0;
41
42
        // MemWrite: 1-sw. 0-else
43
        assign MemWrite = (OpCode == 6'h2b) ? 1 : 0;
44
45
        // MemtoReg: 1-lw. 2-jal. 0-else
        assign MemtoReg = (OpCode == 6'h23) ? 1 : (OpCode == 6'h03 || (OpCode == 6'h03))
46
    6'h00 && Funct == 6'h09)) ? 2 : 0;
47
48
        // ALUSrc1: 1-sll,srl,sra. 0-else
49
        assign ALUSrc1 = (OpCode == 6'h00 && (Funct == 6'h00 || Funct == 6'h02
    | | Funct == 6'h03) ? 1 : 0;
50
51
        // ALUSrc2: 1-lw,sw,lui,addi,addiu,andi,slti,sltiu. 0-else
52
        assign ALUSrc2 = (OpCode == 6'h23 || OpCode == 6'h2b || OpCode == 6'h0f
    || OpCode == 6'h08 || OpCode == 6'h09 || OpCode == 6'h0c || OpCode == 6'h0a
    | | OpCode == 6'h0b) ? 1 : 0;
53
54
        // ExtOp: 0-andi. 1-else
55
        assign ExtOp = (OpCode == 6'hOc) ? 0 : 1;
56
57
        // LuOp: 1-lui. 0-else
58
        assign LuOp = (OpCode == 6'hOf) ? 1 : 0;
59
        //
60
        //
        // Your code above (for question 1)
61
62
        // set ALUOp
63
64
        assign ALUOp[2:0] =
               (opCode == 6'h00)? 3'b010:
65
66
                (opCode == 6'h04)? 3'b001: //beq
               (opCode == 6'h0c)? 3'b100: //andi
67
                (OpCode == 6'h0a || OpCode == 6'h0b)? 3'b101: //slti, sltiu
68
69
               (OpCode == 6'h1c && Funct == 6'h02)? 3'b110: //mul
70
               3'b000;
71
72
73
        assign ALUOp[3] = OpCode[0];
74
75
        // question3:relu
76
        assign RegWrite2 = (0pCode == 6'h0 \&\& Funct == 6'h2e) ? 1 : 0;
77
78
        // Add your code above (for question 2 and question 3)
79
    endmodule
```

文件 ALUControl.v 中添加 ALU 运算类型 aluRELU:

```
1
2 module ALUControl(
3 input [4 -1:0] ALUOp ,
```

```
4
             input [6-1:0] Funct
 5
             output reg [5 -1:0] ALUCtl,
 6
             output Sign
 7
        );
 8
9
        // Add your code below (for question 2 and question 3)
10
        // funct number for different operation
        parameter aluAND = 5'b00000;
11
12
        parameter aluor = 5'b00001;
13
        parameter aluADD = 5'b00010;
        parameter aluSUB = 5'b00110;
14
        parameter aluSLT = 5'b00111;
15
16
        parameter aluNOR = 5'b01100;
17
        parameter aluxor = 5'b01101;
18
        parameter aluSLL = 5'b10000;
19
        parameter aluSRL = 5'b11000;
20
        parameter aluSRA = 5'b11001;
21
        parameter aluMUL = 5'b11010; //mul
22
        // for question 2 and 3:
23
        parameter aluMAC = 5'b11011; //mac
24
        parameter aluRELU = 5'b11100; //relu
25
        // Sign means whether the ALU treats the input as a signed number or an
26
    unsigned number
27
        assign Sign = (ALUOp[2:0] == 3'b010)? \sim Funct[0]: \sim ALUOp[3];
28
29
        // set aluFunct
30
        reg [4:0] aluFunct;
31
        always @(*)
32
        case (Funct)
33
             6'b00_0000:
34
                 aluFunct <= aluSLL; //sll
35
             6'b00_0010:
                 aluFunct <= aluSRL; //srl</pre>
36
37
             6'b00_0011:
38
                 aluFunct <= aluSRA; //sra
39
             6'b10_0000:
                 aluFunct <= aluADD; //add</pre>
40
41
             6'b10_0001:
42
                 aluFunct <= aluADD; //addu
43
             6'b10_0010:
44
                 aluFunct <= aluSUB; //sub</pre>
45
             6'b10_0011:
                 aluFunct <= aluSUB; //subu
46
47
             6'b10_0100:
48
                 aluFunct <= aluAND; //and
49
             6'b10_0101:
                 aluFunct <= aluOR; //or</pre>
50
51
             6'b10_0110:
52
                 aluFunct <= aluXOR; //xor</pre>
53
             6'b10_0111:
                 aluFunct <= aluNOR; //nor</pre>
54
55
             6'b10_1010:
56
                 aluFunct <= aluSLT; //slt
             6'b10_1011:
57
                 aluFunct <= aluSLT; //sltu
58
```

```
59
             // for question2: mac
60
             6'b10_1101:
61
                 aluFunct <= aluMAC; //mac:0x2e
            // for question3: relu
62
63
             6'b10_1110:
64
                 aluFunct <= aluRELU; //relu:0x2d</pre>
             default:
65
                 aluFunct <= aluADD;</pre>
66
        endcase
67
68
69
        // set ALUCtrl
        always @(*)
70
71
        case (ALUOp[2:0])
72
            3'b000:
73
                 ALUCtl <= aluADD;
74
            3'b001:
75
                 ALUCtl <= alusub; //beq
76
             3'b100:
77
                 ALUCtl <= aluAND; //andi
78
            3'b101:
79
                 ALUCtl <= aluSLT; //slti, sltiu
             3'b010:
80
                 ALUCtl <= aluFunct;
81
82
             3'b110:
83
                 ALUCtl <= aluMUL; //mul
             default:
84
85
                 ALUCtl <= aluADD;
86
        endcase
87
        // Add your code above (for question 2 and question 3)
88
    endmodule
89
```

在文件 ALU.v 中增加一个 ALU 输出端口 out2:

```
// Hint: ALU port may be changed (for question 3)
 2
    module ALU(
 3
            input [32 -1:0] in1
 4
            input [32 -1:0] in2
 5
            input [5 -1:0] ALUCtl
 6
            input Sign
 7
            output reg [32 -1:0] out ,
 8
            output zero
9
            // for question3:
10
            output reg [32 -1:0] out2
11
        );
12
        // zero means whether the output is zero or not
13
        assign zero = (out == 0);
14
15
        wire ss;
16
        assign ss = \{in1[31], in2[31]\};
17
18
        wire lt_31;
19
        assign lt_31 = (in1[30:0] < in2[30:0]);
```

```
20
21
        // lt_signed means whether (in1 < in2)</pre>
22
        wire lt_signed;
        assign lt\_signed = (in1[31] \land in2[31])?
23
24
                ((ss == 2'b01)? 0: 1): lt_31;
25
        // Add your code below (for question 2 and question 3)
26
27
28
        // different ALU operations
29
        always @(*)
        case (ALUCt1)
30
             5'b00000:
31
32
                 out <= in1 & in2;
33
             5'b00001:
34
                 out <= in1 | in2;
             5'b00010:
35
36
                 out <= in1 + in2;
37
             5'b00110:
38
                 out <= in1 - in2;
39
             5'b00111:
40
                 out <= {31'h00000000, Sign? lt_signed: (in1 < in2)};
             5'b01100:
41
42
                 out <= ~(in1 | in2);
43
             5'b01101:
44
                 out <= in1 \ in2;
             5'b10000:
45
46
                 out <= (in2 << in1[4:0]);
47
             5'b11000:
48
                 out <= (in2 >> in1[4:0]);
49
             5'b11001:
50
                 out <= ({{32{in2[31]}}}, in2} >> in1[4:0]);
51
             5'b11010:
52
                 out <= in1 * in2; // mul
             // for question2: mac
53
54
             5'b11011:
55
                 out <= signed(in1[7:0]) * signed(in2[7:0]) +
56
                 signed(in1[15:8]) * signed(in2[15:8]) +
                 $signed(in1[23:16]) * $signed(in2[23:16]) +
57
58
                 $signed(in1[31:24]) * $signed(in2[31:24]);
59
             // for question3: relu
60
             5'b11100:
61
                 out \leftarrow (in2[31] == 0) ? in2 : 32'h00000000;
             default:
62
                 out <= 32'h00000000;
63
64
        endcase
65
        // for question3: relu
66
        always @(*)
67
68
        case(ALUCt1)
69
             5'b11100:
70
                 out2 <= (in1[31] == 0) ? in1 : 32'h00000000;
71
             default:
72
                 out2 <= 32'h00000000;
73
        endcase
74
        // Add your code above (for question 2 and question 3)
75
```

```
76 | 77 | 78 | endmodule
```

在文件 CPU.v 中修改代码如下:

```
1
    module CPU(
 2
            input reset
 3
            input clk
 4
            output MemRead
 5
            output MemWrite
 6
            output [32 -1:0] MemBus_Address
 7
            output [32 -1:0] MemBus_Write_Data
 8
            input [32 -1:0] Device_Read_Data
 9
        );
10
11
        // PC register
12
        reg [31:0] PC;
13
        wire [31 :0] PC_next;
14
        wire [31:0] PC_plus_4;
15
        always @(posedge reset or posedge clk)
16
17
            if (reset)
                PC <= 32'h00000000;
18
19
            else
                PC <= PC_next;</pre>
20
21
22
        assign PC_plus_4 = PC + 32'd4;
23
24
        // Instruction Memory
25
        wire [31:0] Instruction;
        InstructionMemory instruction_memory1(
26
27
                               .Address
                                                (PC
                                                                ),
28
                               .Instruction
                                                (Instruction
                                                                )
29
                           );
30
31
        // Control
32
        wire [2 -1:0] RegDst
33
        wire [2 -1:0] PCSrc
34
        wire
                      Branch
35
        wire
                      MemRead
        wire
                      MemWrite
36
37
        wire [2 -1:0] MemtoReg
38
        wire
                      ALUSrc1
39
        wire
                      ALUSrc2
        wire [4 -1:0] ALUOp
40
41
        wire
                       Ext0p
42
        wire
                      LuOp
        wire
43
                       RegWrite ;
        // for question3:
44
        wire
45
                       RegWrite2 ;
46
47
        Control control1(
```

```
48
                                  (Instruction[31:26]),
                     .OpCode
49
                     .Funct
                                  (Instruction[5 : 0]),
50
                     .PCSrc
                                  (PCSrc
                                                       ),
51
                     .Branch
                                  (Branch
                                                       ),
52
                     .RegWrite
                                  (RegWrite
                                                       ),
53
                     .RegDst
                                  (RegDst
                                                       ),
54
                     .MemRead
                                  (MemRead
55
                     .MemWrite
                                  (MemWrite
                                                       ),
56
                     .MemtoReq
                                  (MemtoReg
                                                       ),
57
                     .ALUSrc1
                                  (ALUSrc1
                                                       ),
                                                       ),
58
                     .ALUSrc2
                                  (ALUSrc2
59
                     .ExtOp
                                  (ExtOp
                                                       ),
60
                     .LuOp
                                  (LuOp
                                                       ),
61
                     .ALUOp
                                  (ALUOp
                                                       ),
62
                     .RegWrite2
                                  (RegWrite2
                                                       )
63
                 );
64
        // Register File
65
        wire [32 -1:0] Databus1;
66
        wire [32 -1:0] Databus2;
67
68
        wire [32 -1:0] Databus3;
69
        wire [5 -1:0] Write_register;
        // for question3:
70
71
        wire [5 -1:0] Read_register2;
72
        wire [5 -1:0] Write_register2;
73
        wire [32 -1:0] Write_Data2;
74
        //
75
76
        assign Read_register2 = (RegWrite2 == 1)? Instruction[15:11] :
    Instruction[20:16];
        assign Write_register2 = (RegWrite2 == 1)? Instruction[25:21] :
77
    Instruction[15:11];
78
79
        assign Write_register = (RegDst == 2'b00)? Instruction[20:16]: (RegDst
    == 2'b01)? Instruction[15:11]: 5'b11111;
80
81
        // Add a new write port and write enable signal for RegisterFile (for
    question-4)
82
        RegisterFile register_file1(
83
                                                                 ),
                          .reset
                                           (reset
84
                           .clk
                                           (c1k
                                                                 ),
85
                           .RegWrite
                                           (RegWrite
                                                                 ),
86
                           .Read_register1 (Instruction[25:21] ),
87
                          .Read_register2 (Read_register2
                                                                 ),
88
                           .Write_register (Write_register
                                                                 ),
89
                          .Write_data
                                           (Databus3
                                                                 ),
90
                           .Read_data1
                                            (Databus1
                                                                 ),
91
                          .Read_data2
                                           (Databus2
                                                                 ),
92
                          // for question3:
93
                          .Write_register2(Write_register2
                                                                ),
94
                           .RegWrite2
                                           (RegWrite2
                                                                 ),
95
                          .Write_data2
                                           (Write_Data2
                                                                 )
96
                      );
97
98
        // Extend
99
        wire [32 -1:0] Ext_out;
```

```
100
         assign Ext_out = { ExtOp? {16{Instruction[15]}}: 16'h0000,
     Instruction[15:0]};
101
102
         wire [32 -1:0] LU_out;
         assign LU_out = LuOp? {Instruction[15:0], 16'h0000}: Ext_out;
103
104
         // ALU Control
105
         wire [5 -1:0] ALUCtl;
106
107
         wire
                       Sign ;
108
109
         ALUControl alu_control1(
110
                         .ALUOp (ALUOp
                                                     ),
111
                         .Funct (Instruction[5:0]
                                                     ),
                                                     ),
112
                         .ALUCtl (ALUCtl
                         .Sign
                                 (Sign
                                                      )
113
114
                    );
115
116
         // ALU
         wire [32 -1:0] ALU_in1;
117
         wire [32 -1:0] ALU_in2;
118
119
         wire [32 -1:0] ALU_out;
120
         wire
                         zero
121
         assign ALU_in1 = ALUSrc1? {27'h00000, Instruction[10:6]}: Databus1;
122
123
         assign ALU_in2 = ALUSrc2? LU_out: Databus2;
124
125
         wire [32 -1:0] out2;
126
127
         ALU alu1(
128
                  .in1
                          (ALU_in1
                                      ),
129
                  .in2
                          (ALU_in2
                                      ),
130
                  .ALUCtl (ALUCtl
                                      ),
131
                  .Sign
                         (Sign
                                      ),
132
                  .out
                          (ALU_out
                                      ),
133
                          (zero
                                      ),
                  .zero
134
                  .out2
                          (out2
                                      )
135
             );
136
137
         // Data Memory
138
         wire [32 -1:0] Memory_Read_Data ;
139
         wire
                        Memory_Read
140
         wire
                         Memory_Write
141
         wire [32 -1:0] MemBus_Read_Data ;
142
143
         DataMemory data_memory1(
144
                         .reset
                                     (reset
                                                          ),
145
                         .clk
                                     (clk
                                                          ),
146
                         .Address
                                     (MemBus_Address
                                                          ),
                                                         ),
147
                         .Write_data (MemBus_Write_Data
148
                         .Read_data (Memory_Read_Data
                                                         ),
149
                         .MemRead
                                     (Memory_Read
                                                          ),
150
                         .MemWrite
                                                          )
                                     (Memory_Write
151
                    );
152
153
         // ----- Memory Control -----
154
         assign Memory_Read
                                      = MemRead ;
```

```
assign Memory_Write = MemWrite;
156
         assign MemBus_Address = ALU_out ;
         assign MemBus_Write_Data
157
                                   = Databus2;
         assign MemBus_Read_Data = Memory_Read_Data;
158
159
         // ----- Memory Control -----
160
         // write back
161
         assign Databus3 = (MemtoReg == 2'b00)? ALU_out: (MemtoReg == 2'b01)?
162
     MemBus_Read_Data: PC_plus_4;
163
        // for question3:
         assign Write_Data2 = out2;
164
165
166
        // PC jump and branch
        wire [32 -1:0] Jump_target;
167
         assign Jump_target = {PC_plus_4[31:28], Instruction[25:0], 2'b00};
168
169
170
         wire [32 -1:0] Branch_target;
         assign Branch_target = (Branch & Zero)? PC_plus_4 + {LU_out[29:0],
171
     2'b00}: PC_plus_4;
172
173
         assign PC_next = (PCSrc == 2'b00)? Branch_target: (PCSrc == 2'b01)?
     Jump_target: Databus1;
174
175 endmodule
```

(b) 阅读 MIPS Assembly 3 中的指令代码。该代码实现了计算神经网络的矩阵乘法与激活函数运算。 这段程序运行足够长时间后,寄存器 \$s0, \$s1, \$s2, \$s3 中的值应该是多少?

根据实验二我们得到:

$$$s0 = -1137$$

 $$s1 = -7566$ (4)

执行 relu 指令后, \$s0, \$s1 内的值变为0。

$$$s2 = 6303 $s3 = 2103$$
 (5)

执行 relu 指令后, \$s2, \$s3 内的值不变。因此得到下表:

寄存器	值
\$s0	0
\$s1	0
\$s2	6303
\$s3	2103

(c) Inst-q3.txt 的代码粘贴至 InstructionMemory.v 的相应位置,将 Data-q2-q3.txt 的代码粘贴至 DataMemory.v 的相应位置。以 test_cpu.v 为顶层模块进行仿真。请给出 b 问中所有寄存器的仿真波形图,验证 b 问中计算结果是否与仿真结果一致,验证 relu 指令的功能正确性。

仿真波形如下:



根据波形图可得:

寄存器编号	寄存器	值 (十六进制)	值 (十进制)
16	\$ s0	0000 0000	0
17	\$ s1	0000 0000	0
18	\$s2	0000 189F	6303
19	\$s3	0000 0837	2103

可见,仿真结果与计算结果一致,验证了 relu 指令的正确性。

(d) 根据 Vivado 的资源和时序分析报告,分析说明 CPU 所可能达到的最高时钟频率和硬件资源开销。请在实验报告中附上综合分析资源和时序报告截图。


时序分析:

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	949.841 ns	Worst Hold Slack (WHS):	0.481 ns	Worst Pulse Width Slack (WPWS):	499.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	18376	Total Number of Endpoints:	18376	Total Number of Endpoints:	9193

计算出最高时钟频率为:

$$f_{max} = \frac{1}{1000 - 949.841} \text{GHz} = 19.937 \text{MHz}$$
 (6)

逻辑资源占用情况:



Summary

Resource	Utilization	Available	Utilization %
LUT	4521	20800	21.74
FF	9192	41600	22.10
IO	68	210	32.38

