

Assignment: Add a Power Optimization strategy and observe the changes in Schematic and Power

Use the HDL code mentioned in the Instruction tab and add Power Optimization strategy before placement in the Implementation to observe changes in the Synthesized Schematic and Implemented Schematic. Share the Report Power Snapshot of both Synthesize and Implemented design. Use necessary Clock XDC.

HDL Code for Assingment:

```
1 | module single_port_sync_ram
2 |     # (parameter ADDR_WIDTH = 4,
3 |         parameter DATA_WIDTH = 32,
4 |         parameter DEPTH = 16
5 |     )
6 |
7 |     ( input          clk,
8 |       input [ADDR_WIDTH-1:0]  addr,
9 |       inout [DATA_WIDTH-1:0] data,
10 |      input          cs,
11 |      input          we,
12 |      input          oe
13 |    );
14 |
15 |    reg [DATA_WIDTH-1:0]  tmp_data;
16 |    reg [DATA_WIDTH-1:0]  mem [DEPTH-1:0];
17 |
18 |    always @ (posedge clk) begin
19 |        if (cs & we)
20 |            mem[addr] <= data;
21 |    end
22 |
23 |    always @ (posedge clk) begin
24 |        if (cs & !we)
25 |            tmp_data <= mem[addr];
26 |    end
27 |
28 |    assign data = cs & oe & !we ? tmp_data : 'hz;
29 | endmodule
30 |
```

Clock Constraint:

```
create_clock -period 10 -name clk [get_ports clk]
```

## Questions for this assignment

### 1. Understanding of the Implementation Strategies.


#### ▼ RTL ANALYSIS

##### ▼ Open Elaborated Design



☒ Report Methodology

Report DRC

Report Noise

 Schematic

Open Dataflow Design



▼ **SYNTHESIS**

▶ Run Synthesis

▼ **Open Synthesized Design**

Constraints Wizard

Edit Timing Constraints

🐛 Set Up Debug

🕒 Report Timing Summary

Report Clock Networks

Report Clock Interaction

📋 Report Methodology

Report DRC

Report Noise

Report Utilization

🔌 Report Power

🏠 Schematic



Estimate power consumption based on the netlist design and part xc7a100tcsg324-1.




Results name: power\_1

Environment	Power Supply	Switching	Output
BRAM Port Enable:	<input type="text"/>	[0.0 - 1.0]	<input type="text"/> [0 - 100]
BRAM Write Enable:	<input type="text"/>	[0.0 - 1.0]	<input type="text"/> [0 - 100]
Bidi Output Port Enable:	<input type="text"/>	[0.0 - 1.0]	<input type="text"/> [0 - 100]
<b>Toggle Rate Settings</b>			
	Static Probability		Toggle Rate
Primary Outputs:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
<b>Logic</b>			
Registers:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
Shift Registers:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
Distributed RAMs:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
LUTs:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
DSPs:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
Block RAMs:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
<b>GTs</b>			
RX Data:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
TX Data:	<input type="text"/> [0.0 - 1.0]	<input type="text"/> [0 - 100]	
<b>Constrained Clocks</b>			
Clock	Period		
clk	10 ns		





OK

Cancel



Most of the power draw is due to dynamic switching.





▼ IMPLEMENTATION

▶ Run Implementation ←

▼ Open Implemented Design

Constraints Wizard

Edit Timing Constraints

🕒 Report Timing Summary

Report Clock Networks

Report Clock Interaction

📋 Report Methodology

Report DRC

**Report Noise**

Report Utilization

⚡ Report Power

🔌 Schematic

▼ IMPLEMENTATION

▶ Run Implementation

▼ Open Implemented Design

Constraints Wizard

Edit Timing Constraints

🕒 Report Timing Summary

Report Clock Networks

Report Clock Interaction

📋 Report Methodology


Report DRC

Report Noise

Report Utilization

⚡ Report Power ←

🔌 Schematic ←



I did not observe much difference in power ~ .001W improvement. Schematic looks the same. The clock percentage did decrease a 19%. Device Static power percentage increased.

### Report Power Snapshot (post-synth):

Tcl Console	Messages	Log	Reports	Design Runs	Power	Timing	Package Pins	I/O Ports
Settings								
Settings								
Summary (0.094 W, Margin: N/A)								
Power Supply								
Utilization Details								
Hierarchical (0.003 W)								
Clocks (0.001 W)								
Signals (<0.001 W)								
Data (<0.001 W)								
Clock Enable (<0.001 W)								
Logic (<0.001 W)								
I/O (0.001 W)								
Device								
Part: xc7a100tcs9324-1								
Temp grade: commercial								
Process: typical								
Characterization: Production								
Environment								
Output Load: 0 pF								
Ambient temperature: 25.0 °C								
Airflow: 250 LFM								
Heat sink: medium (Medium Profile)								
$\theta_{SA}$ : 4.6 °C/W								
Board selection: medium (10"x10")								
Number of board layers: 12to15 (12 to 15 Layers)								
$\theta_{JB}$ : 5.7 °C/W								
Board temperature: 25.0 °C								



Report Power Snapshot (post-implementation) – After Optimization

Tcl ConsoleMessagesLogReportsDesign RunsDRCMethodologyPower × Timing

Q⏏⚙️🔄🏠

Settings

Settings

Summary (0.093 W, Margin: N/A)

Power Supply

Utilization Details

- Hierarchical (0.002 W)
- Clocks (0.001 W)
- Signals (<0.001 W)
  - Data (<0.001 W)
  - Clock Enable (<0.001 W)
- Logic (<0.001 W)
- I/O (0.001 W)

Device

Part

Temp grade:

Process:

Characterization:

xc7a100tcsg324-1

commercial

typical

Production

Environment

Output Load:

Ambient temperature:

Airflow:

Heat sink:

9SA:

Board selection:

Number of board layers:

9JB:

Board temperature:

0 pF

25.0 °C

250 LFM

medium (Medium Profile)

4.6 °C/W

medium (10"x10")

12to15 (12 to 15 Layers)

5.7 °C/W

25.0 °C

impl\_1 (saved) × power\_1 × power\_2 ×