

Cortex-M Architecture

Computer Engineering 1

Motivation




ARM (Cortex-M)


1985



2014



ARM1 25k Transistors 5 MHz



ARMv7 - Cortex-M4 35 Mio Transistors 180 MHz 4 mm²

Agenda



Hardware Platform

STM32F4 and evaluation board, ARM Processor Portfolio

CPU Model

Register, ALU, Flags, Control Unit

Instruction Set

Assembly, Instruction Types, Cortex-M0

Program Execution

Fetch and Execute

Memory Map

ARM, ST, CT-Board

Integer Types

Sizes, Little Endian vs. Big Endian, Alignment

Object File Sections

Code, Data, Stack

Learning Objectives



At the end of this lesson you will be able

- to describe what an 'Instruction Set Architecture' is
- to outline the Cortex-M architecture and enumerate the main components and their functions
- to enumerate the instruction type categories
- to understand the structure of the Cortex-M instruction set
- to explain how a processor executes a program
- to recall the registers of the Cortex-M, their layout and their functions
- to explain and draw a memory map
- to calculate the size in bytes for a memory block given by its start and end address
- to determine the end address of a memory block given by the start address and the number of bytes
- to understand that sizes of integer types in C depend on the architecture and that portability can be enhanced by using the C99 types in stdint.h
- to explain the difference between 'little endian' and 'big endian' and to show how multibyte integer values are mapped to individual bytes
- to list the three typical memory sections of an object file and to explain their content


Hardware Platform: STM32F4-Discovery



Evaluation board STM32F4-DISCO







source: STMicroelectronics

5 ZHAW, Computer Engineering 29.9.2021

Hardware Platform: STM32F429I



System

Power Supply

Oscillators 32 kHz + 4 to 26 MHz

PLL 1

Clock Control

RTC/AWU²

SysTick Timer

2 x Watchdog

114 I/Os

CRC³

Control

2 x PWM Motor Control

8 x 16 Bit Timer

2 x 32 Bit Timer

- ¹ Phase Locked Loop
- ² Real Time Clock / Auto-Wakeup
- ³ Cyclic Redundancy Check

ARM Cortex-M4 180 MHz

FPU

Nested Vector Interrupt Controller (NVIC)

MPU

JTAG/SW Debug

True Random Number Generator (RNG)

Crypto/Hash Processor

16-Chanel DMA

Analog

2 x 12-Bit DAC

3 x 12 Bit ADC

Temperature Sensor

- ⁴ One Time Programmable
- ⁵ Secure Digital I/O Interface

2 Mbyte Flash

256 Kbyte SRAM

LCD TFT Controller

External Memory
Controller

Backup SRAM

512 OTP Bytes ⁴

Connectivity

Camera Interface

6 x SPI, 2x I²C, 2 x I²S

Ethernet MAC 10/100

2 x CAN 2.0

2 x USB 2.0

4 x USART, 4 x UART

1 x SDIO ⁵


1 X SAI ⁶

29.9.2021

⁶ Serial Audio Interface

Hardware Platform: ARM Processor Portfolio






Source: ARM Limited. White paper: ARM® Cortex®-M for Beginners

Hardware Platform



Cortex-M Processor Family

- Hardware used in this course is a Cortex-M4
- But most of the time we only use the simpler Cortex-M0 subset



applications, emerging applications Low cost microcontrollers, 8-bit / 16bit processor replacement, ultra low power or mixed signal applications High performance microcontrollers, low power / low cost microcontrollers, embedded systems with high reliability requirements

Digital Signal Controllers, high quality audio processing, highly precise industrial / motor controls

source: Joseph Yiu, The definitive Guide to the Cortex-M0

8 ZHAW, Computer Engineering 29.9.2021



Instruction Set Architecture (ISA)


→ CT1

- What the programmer sees of a computer
 - Instruction Set
 - Available instructions?
 - Processing width
 - 8-bit/16-bit/32-bit?
 - Register set
 - How many registers? Which size?
 - Addressing modes
 - How can memory and IO be accessed?
 - ARM Cortex-M
 - ARMv6-M → Cortex-M0
 - ARMv7-M → Cortex-M3/M4 (Superset of ARMv6-M)



CPU Components

- Core Registers
- 32-bit ALU
- Flags (APSR)
- Control Unit with IR (Instruction Register)
- Bus Interface




simple CPU model based on the Programmers' Model of the ARM Cortex-Mx CPUs 1)



16 Core Registers

- Each 32-bit wide
- 13 General-Purpose Registers
 - Low Registers R0 R7
 - High Registers R8 R12
 - Used for temporary storage of data and addresses
- Program Counter (R15)
 - Address of <u>next</u> instruction
- Stack Pointer (R13)
 - Last-In First-Out for temporary data storage
- Link Register (R14)
 - Return from procedures




11 ZHAW, Computer Engineering 29.9.2021



ALU – Arithmetic Logic Unit

32-bit wide data processing unit

- inputs A and B
- result C
- integer arithmetic
 - addition / subtraction
 - multiplication / division
 - sign extension
- logic operations
 - AND, NOT, OR, XOR
- shift/rotate
 - left / right






Segisters

■ APSR¹) or Flag-Register

Bits set by CPU based on results in ALU



¹⁾ APSR: Application Processor Status Register



Control Unit

- Instruction Register (IR)
 - Machine code (opcode) of instruction that is currently being executed
- Controls execution flow based on instruction in IR
- Generates control signals for all other CPU components

Bus Interface

Interface between internal CPU bus and external system-bus

- contains registers to store addresses





Processors interpret binary coded instructions

- But binary is hard for programming
- Therefore instructions in human readable text form
 - → assembly
- Assembler (tool) does the translation
 - assembly → binary

ADDS R0,R0,R1 = 0001'1000'0100'0000 = 0x1840

15 ZHAW, Computer Engineering 29.9.2021



Assembly Program

- Label (optional)
- Operands

- Instruction (Mnemonic)
- Comment (optional)

Label	Instr.	Operands	Comments
demoprg	MOVS MOVS ADDS	R0,#0xA5 R1,#0x11 R0,R0,R1 R2,=0x2000 R0,[R2]	<pre>; copy 0xA5 into register R0 ; copy 0x11 into register R1 ; add contents of R0 and R1 ; store result in R0 ; load 0x2000 into R2 ; store content of R0 at</pre>
		, LL	; the address given by R2

16 ZHAW, Computer Engineering 29.9.2021



instructions

and data

memory

data

instructions

Instruction Types

Data transfer

- Copy content of one register to another register
- Load registers with data from memory
- Store register contents into memory

Data processing

- Arithmetic operations → + * / ...
- Logic operations → AND, OR, ...
- Shift / rotate operations

Control flow

- Branches
- Function calls
- Miscellaneous (various)

Туре	Frequency	
Data transfer	43%	
Control flow	23%	
Arithmetic	15%	Data
Compare	13% -	processing
Logical	5% _	proceeding
Miscellaneous	1%	

CPU

datapath

control unit



Instructions Cortex-M

ARMv7-M Architecture

ARMv6-M Architecture

CT1
Instruction Set Cortex-M0
=
Subset Cortex-M3/4

18

_								
	VABS	VADD	VCMP	VCMPE	VCVT	VCVTR	VDIV	VLDM
	VLDR	VMLA	VMLS	VMOV	VMRS	VMSR	VMUL	VNEG
6	VNMLA	VMMLS	VNMUL	VPOP	VPUSH	VSQRT	VSTM	VSTR
1	VSUB	VFMA	VFMS	VFNMA	VFNMS		Cort	ex-M4 FPU
							COIT	CX-III-110
	РКН	QADD	QADD16	QADD8	QASX	QDADD	QDSUB	QSAX
	QSUB	QSUB16	QSUB8	SADD16	SADD8	SASX	SEL	SHADD16
	SHADD8	SHASX	SHSAX	SHSUB16	SHSUB8	SMLABB	SMLABT	SMLATB
	SMLATT	SMLAD	SMLALBB	SMLALBT	SMLALTB	SMLALTT	SMLALD	SMLAWB
	SMLAWT	SMLSD	SMLSLD	SMMLA	SMMLS	SMMUL	SMUAD	SMULBB
6	ADC	ADD	ADR	AND	ASR	В	SMULBT	SMULTT
lè	CLZ	BFC	BFI	BIC	CDP	CLREX	SMULTB	SMULWT
(CBNZ CBZ	CMN	СМР	DBG	EOR	LDC	SMULWB	SMUSD
	LDMIA	LDMDB	LDR	LDRB	LDRBT	LDRD	SSAT16	SSAX
	LDREX	LDREXB	LDREXH	LDRH	LDRHT	LDRSB	SSUB16	SSUB8
	LDRSBT	LDRSHT	LDRSH	LDRT	MCR	LSL		
	LSR	MCRR	MLS	MLA	MOV	MOVT	SXTAB	SXTAB16
	MRC	MRRC	MUL	MVN	NOP	ORN	SXTAH	SXTB16
	ORR	PLD	PLDW	PLI	POP	PUSH	UADD16	UADD8
	RBIT	REV	REV16	REVSH	ROR	RRX	UASX	UHADD16
				RSB	SBC	SBFX	UHADD8	UHASX
	BKPT BLX	ADC ADD	ADR	SDIV	SEV	SMLAL	UHSAX	UHSUB16
	BX CPS	AND ASR	В	SMULL	SSAT	STC		
	DMB	BL	BIC	STMIA	STMDB	STR	UHSUB8	UMAAL
	DSB	CMN CMP	EOR	STRB	STRBT	STRD	UQADD16	UQADD8
	ISB	LDR LDRB	LDM	STREX	STREXB	STREXH	UQASX	UQSAX
	MRS	LDRH LDRSB	LDRSH	STRH	STRHT	STRT	UQSUB16	UQSUB8
	MSR	LSL LSR	MOV	SUB	SXTB	SXTH	USAD8	USADA8
	NOP REV	MUL MVN	ORR	ТВВ	ТВН	TEQ	USAT16	USAX
	REV16 REVSH	POP PUSH	ROR	TST	UBFX	UDIV	USUB16	USUB8
	SEV SXTB	RSB SBC	STM	UMLAL	UMULL	USAT		
	SXTH UXTB	STR STRB	STRH	UXTB	UXTH	WFE	UXTAB	UXTAB16
	JXTH WFE	SUB SVC	TST	WFI	YIELD	IT	UXTAH	UXTB16
	WFI YIELD	Cortex-N	10/M1			Cortex-M3		Cortex-M4



Overview Cortex-M0

Instruction Type	Instructions
Move	MOV, MOVS
Load/Store	LDR, LDRB, LDRH, LDRSB, LDRSH, LDM, STR,
	STRB, STRH, STM
Add, Subtract, Multiply	ADD, ADDS, ADCS, ADR, SUB, SUBS, SBCS,
	RSBS, MULS
Compare	CMP, CMN
Logical	ANDS, EORS, ORRS, BICS, MVNS, TST
Shift and Rotate	LSLS, LSRS, ASRS, RORS
Extend	SXTH, SXTB, UXTH, UXTB
Reverse	REV, REV16, REVSH
Branch	B, BL, B{cond}, BX, BLX
Stack	POP, PUSH
Processor State	BKPT, CPS, MRS, MSR, SVC
No Operation	NOP
Hint / Synchronization	DMB, DSB, ISB, SEV, WFE, WFI, YIELD

19 ZHAW, Computer Engineering 29.9.2021



Cortex-M0: 16-bit Thumb instruction encoding

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	орс	ode		İI	nm5	5	Rm					Rd		shift by immediate, move register
0	0	0	1	1	0	орс		Rm			Rn		Rd			add/subtract register
0	0	0	1	1	1	орс	i	mm3	3		Rn			Rd		add/subtract immediate
0	0	1	орс	ode		Rdn					imı	m8				add/sub./comp./move immediate
0	1	0	0	0	0		орс	ode			Rm			Rd		data-processing register
0	1	0	0	0	1	орс	ode	DN		R	m			Rd		special data processing
0	1	0	0	0	1	1	1	L		R	m		0	0	0	branch/exchange
0	1	0	0	1		Rt				PC-I	relati	ve ir	mm8			load from literal pool
0	1	0	1	or	ococ	de		Rm	Rm Rn			Rt		load/store register offset		
0	1	1	В	L		<u>iı</u>	imm5		Rn			Rt		load/store word/byte imm. offset		
1	0	0	0	L		İI	mm5	5			Rn			Rt		load/store halfword imm. offset
1	0	0	1	L		Rt				SP-ı	relati	tive imm8			load from or store to stack	
1	0	1	0	SP		Rd					imı	m8_				add to SP or PC
1	0	1	1	Х	Х	Х	Х	Χ	Х	Х	Χ	Χ	Χ	Χ	Х	miscellaneous
1	1	0	0	L		Rn				r	register list			load/store multiple		
1	1	0	1		СО	nd					imı	m8				conditional branch
1	1	0	1	1	1	1	0	Χ	Х	Х	Χ	Х	Χ	Χ	Х	undefined instruction
1	1	0	1	1	1	1	1				imı	m8				service (system) call
1	1	1	0	0					ir	mm1	1					unconditional branch
1	1	1	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	32-bit instruction
1	1	1	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	32-bit instruction

Note: There are some inconsistencies in ARMs use of the notation Rd (destination) and Rt (target). The slides use the ARMv6-M Architecture Reference Manual (ARM DDI 0419C (ID092410) as a reference.

20 ZHAW, Computer Engineering 29.9.2021



Cortex-M0 Example Program

- Assembler converts each Assembly instruction to 16-bit opcode
- Memory addresses in steps of 2 (Zweierschritte)
 - Reason: opcodes are 16-bit (two bytes) long, e.g. 0x20A5

```
Memory
 address
         Opcode
                                                                       I istfile
00000000 20A5
                   demopra MOVS
                                  R0, #0xA5
                                              ; copy 0xA5 into R0
00000002 2111
                                  R1,#0x11
                            MOVS
                                                copy 0x11 into R1
00000004 1840
                            ADDS
                                  R0,R0,R1
                                                add contents of R0 and R1
                                                store result in RO
00000006 4A00
                                  R2,=0x2000
                                                load address into R2
                            LDR
00000008 6010
                                  R0, [R2]
                                                store content of R0 at
                            STR
                                              ; the address given by R2
0000000A 00002000
```


Binary < generated by Assembler (tool) Source code



Memory

Load program into memory

 Example assumes code area in memory at address 0x0800 ' 0000 1)






Sequence

Precondition


- Loader has copied executable code into memory
- Loader has stored code start address in memory location 0x0000'0004 (ARM convention)




^{1) &#}x27;2' is used here for simplicity. In fact the PC is incremented by the length of the executed instruction.



■ "Reset": Read 0x0000'0004 → PC











Read Instruction / Increment PC Fetch



	00000000	20A5	demoprg MOVS	R0,#0xA5
PC	00000002	2111	MOVS	R1,#0x11
	00000004	1840	ADDS	R0,R0,R1
	0000006	4A 00	LDR	R2,=0x2000




29.9.2021




	0000000	20A5	demoprg MOVS	R0,#0 xA 5
PC	00000002	2111	MOVS	R1,#0x11
	00000004	1840	ADDS	R0,R0,R1
	0000006	4A 00	LDR	R2,=0x2000








Read Instruction / Increment PC Fetch




	0000000	20A5	demoprg MOVS	R0,#0xA5
PC 📂	00000002	2111		R1,#0x11
	00000004	1840	ADDS	R0,R0,R1
	0000006	4A 00	LDR	R2,=0x2000




29.9.2021













Read Instruction / Increment PC Fetch




	00000000	20 A 5	demoprg MOVS	R0,#0xA5
	00000002	2111	MOVS	R1,#0x11
	00000004	1840	ADDS	R0,R0,R1
PC	00000006	4A 00	LDR	R2,=0x2000




29.9.2021









34

00000002 2111

00000004 1840

00000006 4A00

MOVS

ADDS

LDR

R1,#0x11


R0,R0,R1

R2,=0x2000

Memory Map



Hardware View



¹⁾ The implementation partitions the on-chip bus into several busses called AHBx and APBx

Memory Map




Memory Layout

- System Address Map
- Graphical layout of main memory
- Linear array of bytes
- What is located where (at which address) in memory?
 - Location of RAM (readable and writable)
 - Location of ROM (only readable)
 - Location of I/O registers

Memory maps in CT1/CT2 will be drawn with lowest address at the top and highest address at the bottom. This simplifies work with assembly listing and tables.


Caution: ARM and ST documentation are the other way round. Lowest address at the bottom and highest address at top.





Address Allocation

- ARM policies
 - Cortex-M specific
 - guide lines for chip manufacturer
- ST design decisions
 - chip specific
 - number and size of on-chip RAMs
 - size of flash
 - control register for peripherals
- CT board design decisions
 - board specific
 - LEDs, switches, etc





CT-Board


- Address space
 4 GByte = 2³² Bytes
- From 0x0000 ' 0000
 to 0xFFFF ' FFFF
- Partitioned into 8 blocks of 512-MByte each

0x0000'0000	system
0x1FFF'FFFF	(boot)
0x2000'0000	on-chip RAM
0x3FFF'FFFF	RAIVI
0x4000'0000	ST
0x5FFF'FFFF	peripherals
0x6000'0000	CT board
0x7FFF'FFFF	I/O
0000'0008x0	
0x9FFF'FFFF	
0000'000Ax0	external
0xBFFF'FFFF	memory
0xC000'0000	
0xDFFF'FFFF	
0xE000'0000	Cortex-M
0xffff'Ffff	peripherals



ST chip specific


- SRAM1
 - 112 KByte
- SRAM2
 - 16 KByte
- SRAM3
 - 64 KByte






ST chip specific

- Flash
 - non-volatile memory
- CCM RAM
 - core coupled memory
 - very fast RAM
- Alias
 - user configurable mirror
 - physical memory can appear at two locations






CT-Board I/O





Multi-byte Integer Types

- Usually memory is organized in bytes
 - one address per byte
- → reasons: space and history
- An integer type often requires several bytes
 - e.g. 4 byte addresses are required to store a 32-bit integer





Integer Types in C

Sizes of integer types are platform dependent

Sizes in byte

8051	
char short int long int	1 2 2 4
char *	2

Cortex-Mx: Keil	(ARM)
char	1
short	2
int	4
long int	4
long long int	8
void *	4

x86-64 (i7): gcc	
char	1
short	2
int	4
long int	8
long long int	8
void *	8



C99 / specified width



ARM Cortex-M

C-Type – unsigned integers	Size	Term	inttypes.h / stdint.h
unsigned char	8 Bit	Byte	uint8_t
unsigned short	16 Bit	Half-word	uint16_t
unsigned int	32 Bit	Word	uint32_t
unsigned long	32 Bit	Word	uint32_t
unsigned long long	64 Bit	Double-word	uint64_t


C-Type – signed integers	Size	Term	inttypes.h / stdint.h
signed char	8 Bit	Byte	int8_t
short	16 Bit	Half-word	int16_t
int	32 Bit	Word	int32_t
long	32 Bit	Word	int32_t
long long	64 Bit	Double-word	int64_t



How are groups of bytes arranged in memory?

- little endian → least significant byte at lower address e.g. Intel x86, Altera Nios, ST ARM (STM32)
- big endian → most significant byte at lower address
 e.g. Freescale (Motorola), PowerPC


Examples: 0x1A2B'3C4D for Word and 0x5E6F for Half-word






Example

Store Word 0xA1B2'C3D4 at Address 0x2001'0004








Alignment

Half-word aligned Variables aligned on even addresses

Word aligned Variables aligned on addresses that are divisible by four





CODE


- Read-only → RAM or ROM
- Instructions (opcodes)
- Literals 1)

DATA²⁾

- Read-write \rightarrow RAM
- Global variables
- static variables in C
- Heap in $C \rightarrow \text{malloc}()$

STACK

- Read-write \rightarrow RAM
- Function calls / parameter passing
- Local variables and local constants



1) Literal: a fixed/constant value in source code



Assembly Program Structure

AREA directive

	AREA	MyCode, CODE, READON	1LY
start	ENTRY MOVS ADDS B	R4,#12 R3,R4,#5 start	Define code area to include your program
	AREA	MyData, DATA, READWE	RITE
<pre>byte_var hw_var word_var</pre>	DCB DCW DCD	0x1A,0x00 0x2B3C 0x4D5E6F70	Define data area to store global variables, etc.
	AREA	STACK, NOINIT, READW	VRITE
stack_mem	SPACE	0x00000400	Define stack area to reserve space for stack

Memory Map / Object File Sections



Assume

A program uses the following memory segments during execution

- Code 0x0800'1000 to 0x0800'17FF
- Data 0x2001'0000 to 0x2001'01FF
- Stack 0x2001'0200 to 0x2001'05FF

Exercise

- Draw the memory map with the three sections
- For each section mark the first and the last address with its value
- How many memory cells (bytes) does each section contain?
- For each section: In which STM32F4 memory is it located?

0x0800'0000



Memory Allocation in Assembly

- Directives for <u>initialized</u> data
 - DCB bytes
 - DCw half-words (half-word aligned)
 - DCD words (word aligned)
 - Can be located in **DATA** or **CODE** area

AREA	exampl	e1, DATA, READWRITE
var1	DCB	0x1A
var2	DCB	0x2B, $0x3C$, $0x4D$, $0x5E$
var3	DCW	0x6F70, 0x8192
var4	DCD	0xA3B4C5D6

0x2000'7800	0x1A	var11
0x2000'7801	0x2B	var2
0x2000'7802	0x3C	
0x2000'7803	0x4D	
0x2000'7804	0x5E	
		2)
0x2000'7806	0x70	var3
0x2000'7807	0x6F	
0x2000'7808	0x92	
0x2000'7809	0x81	
		2)
		2)
0x2000'780C	0xD6	var4
0x2000'780D	0xC5	
0x2000'780E	0xB4	
0x2000'780F	0xA3	
		l

¹⁾ if we assume that example 1 starts at 0x2000 ' 7800


²⁾ Padding bytes introduced for alignment



Memory Allocation in Assembly

- Directives for <u>uninitialized</u> data
 - SPACE or %with number of bytes to be reserved
 - Reserves number of bytes without initialing them

AREA example2, DATA, READWRITE data1 SPACE 256



1) if we assume that example 2 starts at 0x2000 \ 8000




Code Example

```
uint32 t g init var = 0x4D5E6F70;
  uint32 t g noinit var;
Ŋ
  const uint32 t g const = 0xDDEEFF00;
show variables
  void show variables (void)
      uint32 t local var;
      const uint32 t local const =
                              0x7261504F;
      static uint32 t static local var;
      local var = 0xD4E5F607;
       . . .
```

Into which sections will the colored objects be allocated?



Code Example





Code Example

```
AREA GlobalVars, DATA, READWRITE
  uint32 t g init var = 0x4D5E6F70;
                                                     g init var
                                                                         DCD
                                                                                 0x4d5e6f70
                                                     g noinit var
                                                                         DCD
                                                                                 0x00000000
  uint32 t g noinit var;
                                                     static local var DCD
                                                                                 0 \times 000000000
O
                                                     AREA MyConsts, DATA, READONLY
  const uint32 t g const = 0xDDEEFF00;
show variables
                                                                                 0xddeeff00
                                                     g const
                                                                         DCD
  void show variables (void)
                                      stored in
                                                     AREA MyCode, CODE, READONLY,
                                     registers 1)
       uint32 t local var;
                                                     show variables
       const uint32 t local const =
                                                                         BX
                                                                                lr
                                 0x7261504F;
                                                     lit1
                                                                                0 \times 7261504 f
                                                                         DCD
       static uint32 t static local var;
                                                     lit2
                                                                                0xd4e5f607
                                                                         DCD
       local var = 0xD4E5F607;
  }
                                                          1) if possible. E.g. if you use the address operator (&)
                                     literal
                                                           on a local variable it will be allocated on the stack.
```

assembly

Conclusion



Components Cortex-M CPU

- Core Registers: R0-R12, SP, LR, PC
- 32-bit ALU
- Flags (APSR)
- Instruction Types
 - Data transfer, data processing, control flow
- Program Execution
 - Fetch Execute
- Memory Map
- Integer Types
 - Size depends on architecture → use C99 types for portability
 - 'Little Endian' vs. 'Big Endian', alignment
- Object File Sections
 - CODE, DATA, STACK

- Control Unit with IR (Instruction Register)
- Bus Interface