

Gebze Technical University

Computer Engineering

CSE 331
HOMEWORK 04

Derviş Ali DUMAN
1801042626

8 Register 32 bit

Instructions are 16 bit \rightarrow R type and I type

R \rightarrow Op (4 bit) Rs (3) Rt (3) Rd (3) Func (3)

I \rightarrow Op (4) Rs (3) Rt (3) Imm (6)

Immediate extend to 32 bit (6 \rightarrow 32)

Zero register always zero

and 000
add 001
sub 010
xor 011
nor 100
or 101
slt 110

INST	OpCode	Func	ALL Action	ALU CTRL	ALU OP	
AND	0000	000	and	000	000	000
ADD	0000	001	add	001	000	001
SUB	0000	010	sub	010	000	010
XOR	0000	011	xor	011	000	011
NOR	0000	100	nor	100	000	100
OR	0000	101	or	101	000	101
ADDI	0001	xxx	add	001	001	X
ANDI	0010	xxx	and	000	010	X
ORI	0011	xxx	or	101	101	X
NORI	0100	xxx	nor	100	100	X
BEG	0101	xxx	X sub	010	110	X
BNE	0110	xxx	X sub	010	110	X
SLTI	0111	xxx	sub-slt	110	111	X
LW	1000	xxx	add	001	001	X
SW	1001	xxx	add	001	001	X

P3 P2 P1 P0 P2 P1 P0

A2 A1 A0

$$ALUOP0 = P3 + P3' \cdot P2' \cdot P1' \cdot P0 + P1 \cdot P0$$

$$ALUOP1 = P2 \cdot P1 + P2 \cdot P1' \cdot P0 + P2' \cdot P1 \cdot P0'$$

$$ALUOP2 = P3' \cdot P2 + P2' \cdot P1 \cdot P0$$

	Mem write	Memto Reg	Mem Read	Mem write	Branch	ALU SBC	ALUOP	Branch not	Reg Dest
RTypes	1	0	0	0	0	0	000	0	0
ADDI	1	0	0	0	0	1	001	0	1
ANDI	1	0	0	0	0	1	010	0	1
ORI	1	0	0	0	0	1	101	0	1
NORI	1	0	0	0	0	1	100	0	1
BEG	0	X	0	0	1	0	110	0	1
BNE	0	X	0	0	0	0	110	1	1
SLTI	1	0	0	0	0	1	110	0	1
LW	1	1	1	0	0	1	001	0	1
SW	0	X	0	1	0	1	001	0	1

Other tests made in ALU Test:

[illegible]

Alu Control Test:

```
VSIM 4> step -current
# Time: 0 _func:000, _aluop:000, _alucontrol:000
# Time:100 _func:001, _aluop:000, _alucontrol:001
# Time:200 _func:010, _aluop:000, _alucontrol:010
# Time:300 _func:011, _aluop:000, _alucontrol:011
# Time:400 _func:100, _aluop:000, _alucontrol:100
# Time:500 _func:101, _aluop:000, _alucontrol:101
# Time:600 _func:110, _aluop:001, _alucontrol:001
# Time:700 _func:110, _aluop:010, _alucontrol:000
# Time:800 _func:110, _aluop:011, _alucontrol:000
# Time:900 _func:110, _aluop:100, _alucontrol:100
# Time:1000 _func:110, _aluop:101, _alucontrol:101
# Time:1100 _func:110, _aluop:110, _alucontrol:010
# Time:1200 _func:110, _aluop:111, _alucontrol:110
```


Control Unit Test:

```
VSIM 38> step -current
# Time: 0 Opcode: 0000, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:0, regdest:0, ALUOp:000
# Time:100 Opcode: 0001, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001
# Time:200 Opcode: 0010, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:010
# Time:300 Opcode: 0011, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:101
# Time:400 Opcode: 0100, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:100
# Time:500 Opcode: 0101, RegW:0, MemtoReg:0, MR:0, MW:0, Branch:1, ALUSrc:1, Branch not:0, regdest:1, ALUOp:110
# Time:600 Opcode: 0110, RegW:0, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:0, regdest:1, ALUOp:110
# Time:700 Opcode: 0111, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:111
# Time:800 Opcode: 1000, RegW:1, MemtoReg:1, MR:1, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001
# Time:900 Opcode: 1001, RegW:0, MemtoReg:0, MR:0, MW:1, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001

VSIM 39>
```

MISP TEST: R-types:

```
# Instruction: 000001001001000, Raddr: 001, Rstaddr: 001, Rdaddr: 001, ALUSrc: 00000000000000000000000000000000, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000000, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 000,opcode: 0000,regdest: 0,branch not : 0,
clock :1
# Instruction: 0000010010010001, Raddr: 010, Rstaddr: 010, Rdaddr: 010, ALUSrc: 00000000000000000000000000000000, $Rs: 00000000000000000000000000000010, $Rt: 0000000000
00000000000000000000000000000000, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 000,opcode: 0000,regdest: 0,branch not : 0,
clock :1
# Instruction: 000001010101010, Raddr: 011, Rstaddr: 011, Rdaddr: 011, ALUSrc: 00000000000000000000000000000000, $Rs: 00000000000000000000000000000000, $Rt: 0000000000
00000000000000000000000000000000, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 000,opcode: 0000,regdest: 0,branch not : 0,
clock :1
# Instruction: 00001001001000011, Raddr: 100, Rstaddr: 100, Rdaddr: 100, ALUSrc: 00000000000000000000000000000000, $Rs: 00000000000000000000000000000000, $Rt: 0000000000
00000000000000000000000000000000, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 000,opcode: 0000,regdest: 0,branch not : 0,
clock :1
# Instruction: 000010101010100, Raddr: 101, Rstaddr: 101, Rdaddr: 101, ALUSrc: 00000000000000000000000000000001, $Rs: 111111111111111111111111111111010, $Rt: 1111111111
111111111111111111111111111111010, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 000,opcode: 0000,regdest: 0,branch not : 0,
clock :1
# Instruction: 000010101010101, Raddr: 110, Rstaddr: 110, Rdaddr: 110, ALUSrc: 00000000000000000000000000000001, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000001, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 000,opcode: 0000,regdest: 0,branch not : 0,
clock :1
```

MISP TEST: I-types:

```
# Instruction: 0001001001000011, Raddr: 001, Rstaddr: 001, Rdaddr: 000, ALUSrc: 00000000000000000000000000000001, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000001, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 001,opcode: 0001,regdest: 1,branch not : 1,
clock :1
# Instruction: 0010010010000011, Raddr: 010, Rstaddr: 010, Rdaddr: 000, ALUSrc: 00000000000000000000000000000001, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000001, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 010,opcode: 0010,regdest: 1,branch not : 1,
clock :1
# Instruction: 00110101000011, Raddr: 011, Rstaddr: 011, Rdaddr: 000, ALUSrc: 00000000000000000000000000000000, $Rs: 00000000000000000000000000000000, $Rt: 0000000000
00000000000000000000000000000000, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 101,opcode: 0011,regdest: 1,branch not : 1,
clock :1
# Instruction: 010010010000011, Raddr: 100, Rstaddr: 100, Rdaddr: 000, ALUSrc: 11111111111111111111111111111111, $Rs: 00000000000000000000000000000000, $Rt: 0000000000
00000000000000000000000000000000, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 100,opcode: 0100,regdest: 1,branch not : 1,
clock :1
# Instruction: 01010101000000, Raddr: 101, Rstaddr: 101, Rdaddr: 000, ALUSrc: 00000000000000000000000000000000, $Rs: 111111111111111111111111111111010, $Rt: 1111111111
111111111111111111111111111111010, regw:1, memtoReg:0, mr:0, mw:0, branch:1, aluSrc:1, aluOp: 110,opcode: 0101,regdest: 1,branch not : 0,
clock :1
# Instruction: 01101010000000, Raddr: 110, Rstaddr: 110, Rdaddr: 000, ALUSrc: 00000000000000000000000000000000, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000001, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 110,opcode: 0110,regdest: 1,branch not : 0,
clock :1
# Instruction: 011111111000011, Raddr: 111, Rstaddr: 111, Rdaddr: 000, ALUSrc: 00000000000000000000000000000000, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000001, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 111,opcode: 0111,regdest: 1,branch not : 1,
clock :1
# Instruction: 100000100100011, Raddr: 001, Rstaddr: 001, Rdaddr: 000, ALUSrc: 00000000000000000000000000000001, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000001, regw:1, memtoReg:1, mr:1, mw:0, branch:0, aluSrc:0, aluOp: 001,opcode: 1000,regdest: 1,branch not : 1,
clock :1
# Instruction: 100101001000011, Raddr: 010, Rstaddr: 010, Rdaddr: 000, ALUSrc: 00000000000000000000000000000001, $Rs: 00000000000000000000000000000001, $Rt: 0000000000
00000000000000000000000000000001, regw:1, memtoReg:0, mr:0, mw:1, branch:0, aluSrc:0, aluOp: 001,opcode: 1001,regdest: 1,branch not : 1,
clock :1
```

Before MISP Test Bench Registers:

[illegible]

After MISP Test Bench Registers:

[illegible]