
# CSE 331 – Computer Organization Homework #4 Report Harun Albayrak - 171044014

## My Datapath:



**Supported Instructions: (14 pieces)** 

lw,sw,j,jal,jr,beq,bne,addn,subn,xorn,andn,orn,ori,lui

-----

## RTL → Control

Instr.	RegW1	RegW2	j	jal	jr	lui	MemtoReg	MR	MW	Bran.	ALUSrc	ALUop1	ALUOp0
Lw	1	0	0	0	0	0	1	1	0	0	1	0	0
Sw	0	0	0	0	0	0	x	0	1	0	1	0	0
Bran.	0	0	0	0	0	0	x	0	0	1	0	х	X
j	0	0	1	0	0	0	х	0	0	0	0	х	х
jal	0	1	0	1	0	0	х	0	0	0	0	х	х
jr	0	0	0	0	1	0	х	0	0	0	0	х	х
ori	1	0	0	0	0	0	0	0	0	0	1	0	1
lui	1	0	0	0	0	1	0	0	0	0	х	х	X
New	1	1	0	0	0	0	0	0	0	0	0	1	0
types(R)													

## **ALU Control Bits**

Instruction	ALUOp	Instruction	Function field	Desired ALU	ALU Control
opcode		operation		Action	
LW	00	Load word	XXXXXX	Add	010
SW	00	Store word	XXXXXX	Add	010
J,JAL,JR	XX	Jump	XXXXXX	Unnecessary	XXX
BEQ	XX	Branch equal	XXXXXX	Unnecessary	XXX
BNE	XX	Branch not eq.	XXXXXX	Unnecessary	XXX
ORI	01	OR immediate	XXXXXX	Or	001
LUI	XX	Load Upper im.	XXXXXX	Unnecessary	XXX
ADDN	10	Add new	000001	Add	010
SUBN	10	Sub new	000010	Sub	110
XORN	10	Xor new	000011	Xor	111
ANDN	10	And new	000100	And	000
ORN	10	Or new	000101	Or	001

## The truth table for the 3 ALU Control bits

ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	OP2	OP1	OP0
0	0	X	X	X	Х	Х	Х	0	1	0
0	1	X	X	X	X	Х	X	0	0	1
1	0	0	0	0	0	0	1	0	1	0
1	0	0	0	0	0	1	0	1	1	0
1	0	0	0	0	0	1	1	1	1	1
1	0	0	0	0	1	0	0	0	0	0
1	0	0	0	0	1	0	1	0	0	1

**OP2** = ALUop1\*(ALUop0)'\*F1

**OP1** = (ALUop1)'\*(ALUop0)' + (ALUOp1\*F2')

 $\mathbf{OP0} = (\mathsf{ALUop1})'*\mathsf{ALUop0} + \mathsf{ALUop1}*(\mathsf{ALUop0})'*(\mathsf{F1}*\mathsf{F0} + \mathsf{F2}*\mathsf{F0})$ 

# The truth table for the Control Unit

Opcode:	100011	101011	000010	000011	000001	000100,000101	001101	001111	000000
	lw	sw	j	jal	jr(R	beq,bne	ori	lui	New
					type)				types(R)
RegW1	1	0	0	0	0	0	1	1	1
RegW2	0	0	0	1	0	0	0	0	1
j	0	0	1	0	0	0	0	0	0
jal	0	0	0	1	0	0	0	0	0
jr	0	0	0	0	1	0	0	0	0
lui	0	х	х	х	х	x	0	1	0
MemtoRe	1	х	х	х	х	x	0	0	0
g									
MR	1	0	0	0	0	0	0	0	0
MW	0	1	0	0	0	0	0	0	0
Branch	0	0	0	0	0	1	0	0	0
ALUSrc	1	1	0	0	0	0	1	0	0
ALUOp(Sy	Add	Add	X	Х	X	X	Or	X	R type
mbolic)									
ALUOp1	0	0	x	X	x	x	0	x	1
ALUOp0	0	0	X	X	X	x	1	X	0
signExtend	1	1	0	0	0	0	0	0	0

RegW1 = lw + ori + lui + newTypes

RegW2 = jal + newTypes

**j** = j

**jal =** jal

**jr** = jr

**lui =** lui

MemtoReg = lw

MR = lw

**MW** = sw

Branch = beq + bne

ALUSrc = lw + sw + ori

**ALUOp1** = newTypes

ALUOp0 = ori

signExtend = lw + sw

-

#### **Modules**

1) mux5bit: This module select one of two 5 bit number.

```
VSIM 44> run

# Time: 0 _input1:11111, _input2:00000, selectBit:0, _output:11111

VSIM 45> run

# Time:100 _input1:11111, _input2:00000, selectBit:1, _output:00000
```

2) mux32bit: This module select one of two 32 bit number.

**3)** mux32bit\_5x1: This module select one of two 32 bit number. (This is not normal mux, this is special purpose mux). I use the mux for selecting and,or,add,sub,xor in Arithmetic Logic Unit.

**4) comparator32bit\_with0**: This module compares any 32 bit number with 0. Its outputs are "equal,lessThan and greatherThan".

- 5) half adder: This module is for adder32bit module.
- 6) full adder: This module is for adder32bit module.
- 5) half subtractor: This module is for subtractor32bit module.
- 6) full subtractor: This module is for subtractor32bit module.
- 7) adder32bit: This module adds two 32-bit numbers.

```
VSIM 69> run

# Time: 0 _input1:00000000000000000111111111111111, _input2:00000000000011111111111111, _output:0000000000000111111111111110

VSIM 70> run

# Time:100 _input1:000000000000000000000000000011, _input2:000000000000000000000111, _output:000000000000000000001110
```

8) subtractor32bit: This module subtracts a 32-bit number from a 32-bit number.

- 9) and32bit: This module ands two 32-bit numbers.
- 10) or32bit: This module ors two 32-bit numbers.
- 11) xor32bit: This module xors two 32-bit numbers.
- **12) shiftleft2 :** This module shifts left any 32 bit numbers.

```
VSIM 79> run
# Time: 0 _input:11111111111111111111111111, _output: 1111111111111111111111111111100
```

**13) extender:** This module extends 16 bit number to 32 bit number by one or zero according to signExtend bit. (sign extend and zero extend)

```
VSIM 84> run

# Time: 0 _input:111111111111111, _output:111111111111111111111111111111111 , signExtend: 1

VSIM 85> run

# Time:100 _input:111111111111111, _output:00000000000000111111111111111 , signExtend: 0
```

**14) alu\_control**: This module generate the aluControl signal(3 bit) for the ALU. aluControl signal is generated according to function field and aluOp.

```
VSIM 99> run

# Time: 0 _func:00000, _aluop:00, _alucontrol:010
run

# Time:100 _func:00000, _aluop:01, _alucontrol:001
run

# Time:200 _func:00001, _aluop:10, _alucontrol:010
run

# Time:300 _func:00010, _aluop:10, _alucontrol:110
run

# Time:400 _func:00011, _aluop:10, _alucontrol:111
run

# Time:500 _func:00100, _aluop:10, _alucontrol:000
run

# Time:600 _func:00101, _aluop:10, _alucontrol:001
```

**15) control\_unit**: This module generate the signals for muxes' select bits and other things. The signals are generated according to operation code of the instruction.

```
VSIM 116> run
# Time: 0 Opcode:100011, RegW1:1, RegW2:0, j:0, ja1:0, jr:0, lui:0, MemtoReg:1, MR:1, MW:0, Branch:0, ALUSrc:1, ALUOp:00
run
# Time:100 Opcode:101011, RegWl:0, RegW2:0, j:0, jal:0, jr:0, lui:0, MemtoReg:0, MR:0, MW:1, Branch:0, ALUSrc:1, ALUOp:00
# Time:200 Opcode:000010, RegWl:0, RegW2:0, j:1, jal:0, jr:0, lui:0, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, ALUOp:00
run
# Time:300 Opcode:000011, RegWl:0, RegW2:1, j:0, jal:1, jr:0, lui:0, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, ALUOp:00
run
# Time:400 Opcode:000001, RegWl:0, RegW2:0, j:0, jal:0, jr:1, lui:0, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, ALUOp:00
run
# Time:500 Opcode:000100, RegWl:0, RegW2:0, j:0, jal:0, jr:0, lui:0, MemtoReg:0, MR:0, MW:0, Branch:1, ALUSrc:0, ALUOp:00
run
# Time:600 Opcode:000101, RegWl:0, RegW2:0, j:0, jal:0, jr:0, lui:0, MemtoReg:0, MR:0, MW:0, Branch:1, ALUSrc:0, ALUOp:00
# Time:700 Opcode:001101, RegW1:1, RegW2:0, j:0, jal:0, jr:0, lui:0, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:1, ALUOp:01
run
# Time:800 Opcode:001111, RegWl:1, RegW2:0, j:0, jal:0, jr:0, lui:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, ALUOp:00
# Time:900 Opcode:000000, RegWl:1, RegW2:1, j:0, jal:0, jr:0, lui:0, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, ALUOp:10
```

16) alu: This module is Arithmetic Logic Unit. The ALU apply the one operate of 'AND,OR,ADD,SUB,XOR'.

AND: 000, OR: 001, ADD: 010, SUB: 110, XOR: 111

```
VSIM 120> run

# Time: 0 _input1:00000000000000000000000000011, _input2:00000000000000000000011, _output:0000000000000000000000011, alu_control: 000
run

# Time:100 _input1:00000000000000000000000000011, _input2:0000000000000000000011, _output:0000000000000000000000011, alu_control: 001
run

# Time:200 _input1:000000000000000000000000011, _input2:000000000000000000011, _output:000000000000000000000011, alu_control: 010
run

# Time:300 _input1:0000000000000000000000000011, _input2:000000000000000000011, _output:0000000000000000000000000, alu_control: 110
run

# Time:400 _input1:000000000000000000000000000000011, _input2:0000000000000000000011, _output:000000000000000000000000, alu_control: 111
```

- 17) register
- 18) instruction\_memory
- 19) data\_memory
- 20) mips32\_processor\_171044014: The main module

# **TESTBENCH**

My testbench file: mips32\_processor\_171044014\_test.v

**Note:** I use PC+1 instead of PC+4 because i've designed the processor. Therefore, I had to use dummy instructions between some jump instructions.

```
1000110010011111100000000000000000
0000011111100000000000000000001000
000101001100011100000000000000000
0011010100001001000000000000000000
00000001100011010101100000000001
00000001111100000111000000000010
00000010010100111000100000000011
0000001010110110101000000000000100
00000011000110011011100000000101
```

addn \$11,\$12,\$13 -- instruction: 00000001100011010101010000000001

xorn \$17,\$18,\$19 -- instruction: 0000001001010011100010000000011

andn \$20,\$21,\$22 -- instruction: 00000010101101101010000000000100

orn \$23,\$24,\$25 -- instruction: 0000001100011001101110000000101

lui \$26, 0101010101010101 -- instruction : 00111100001101000101010101010101

#### Register:

#### Memory:

```
lw $2, 0($1)
$2 content = 11111111111111111111111111111111 (after)
sw $2, 0($3)
PC = 000000000000000000000000000000000011 (before)
j Label
jal Label
lw $31, 0($4)
```

```
jr $ra
beq $5,$6,Label
bne $6,$7,Label
$9 content = 0000000000000000000000001111100 (before)
ori $8,$9,3
$9 content = 000000000000000000000001111111 (after)
lui $10, 16'b1
$13 (rt content) = 00000000000000000000000000000101 (before)
addn $11,$12,$13
```

```
$11 (rd content) = 000000000000000000000000000011 (after)
subn $14,$15,$16
$14 (rd content) = 000000000000000000000000000011 (after)
$15 (rs content) = 00000000000000000000000000001111 (after)
xorn $17,$18,$19
.....
$21 (rs content) = 00000000000000000000000000011111 (before)
$22 (rt content) = 00000000000000000000000000000111 (before)
andn $20,$21,$22
$20 (rd content) = 000000000000000000000000000011 (after)
$21 (rs content) = 0000000000000000000000000000111 (after)
orn $23,$24,$25
```

**\$23** (rd content) = 0000000000000000000000000000011 (after)

**\$24** (rs content) = 0000000000000000000000000011111 (after)

### **Registers:**

#### Memory: