Gebze Technical University Computer Engineering

CSE 331 HOMEWORK 04

Derviş Ali DUMAN 1801042626

| | Zei- NOT AND ADD SUB XOR NOR | 0000 000 0000-001 0000-010 0000-011 0000-011 0000-100 0000-100 | ALLI Action | 000 001 010 011 | 000 | 010 |
|--|---|--|--|---|---|----------------------|
| AND 0000 000 and 000 000 000 ADD 0000-001 add 000 000 000 SUB 0000-010 sub 010 000 010 NOR 0000-101 NOT 100 000 010 NOR 0000-101 NOT 100 000 010 OR 0000-101 NOT 100 000 010 OR 0000-101 OT 100 000 010 I ADDI 0001-XXX and 000 010 I ANDI 0010 XXX and 000 010 I ANDI 0010 XXX and 000 010 I GEO 011 XXX and 000 010 I GEO 010 XXX ANT 100 100 I SUI 1001-XXX X SUB 010 I SUI 1001-XXX AND 100 110 X I SUI 1001-XXX AND 100 110 X ALUPO 2 = P3+ P3'. P2'. P1'. P0 + .PL. P0 ALUPO 2 = P3'. P2 + P1'. P0 + .PL. P0' ALUPO 2 = P3'. P2 + P1'. P0 + .PL. P0' ANDI 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | AND ADD SUB XOA NOK | 0000 000 0000 001 0000 000 0000 001 0000 000 | and add sub xor nor - | 000 | 000 | 010 |
| ADD 0000 001 add 001 000 001 SUB 0000 010 sub 010 000 001 NOR 0000 101 xor 011 000 001 1 NOR 0000 101 or 100 000 001 ADDT 0001 xxx and 000 010 X I ANDT 0001 xxx and 000 010 X I ANDT 0010 xxx and 000 010 X I ANDT 0010 xxx and 000 010 X I BEB 0101 xxx ar 100 100 X I BEB 0101 xxx ar 100 100 X I SUTI 0111 xxx xx | ADD SUB XOA NOA | 0001 - x × × 0000 - 010 0000 - 010 0000 - 011 | add sub xor nor - | 010 | 000 | 010 |
| ALUDY 0 = P3 + P3'.P2'.P1'.P0 + .P1.P0 ALUPO 2 = P3'.P2 + P2'.P1.P0 ALUPO 2 = P3'.P2 + P2'.P1.P0 ALUPO 2 = P3'.P2 + P2'.P1.P0 ALUPO 3 = P3'.P2 + P2'.P1.P0 ALUPO 2 = P3'.P2 + P2'.P1.P0 ALUPO 2 = P3'.P2 + P2'.P1.P0 ALUPO 2 = P3'.P2 + P2'.P1.P0 ALUDO 2 = P3'.P2 + P2'.P1. | I ABDI I ANDI I ORI NOGI I BEB I BNE I SLTI I LW | 0011 X XX 0100 X XX 0101 - XXX 0110 - XXX 0111 = XXX 1000 - XXX | or - nor - x sub x sub sub-sit add add | 001 | 000 | 100 101 X X |
| ALUPO 2 = P3'. P2 + P2'. P1. P0 they mento men man Brock ALU ALUOP Brock Ros they kes read write SAC Not best | ALUDEO | | | .PLPO | | |
| They went Mem Mem Brack ALU ALUDP arach Reg | ALUOP L | = P2.P1 + P7 | 2. P1: P0 + F | 2', P1, P0' | | |
| RTyles 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ALUPO 2 | = P3'. P2 + P2 | '.PI.PO | | | |
| | RTyles ANDI ANDI ORI NOAZ BEEN BNE SLTI LW | 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | SAC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 | 0 |

| 10 | peade | 0000 | 1000 | 0010 | 0011 | 0100 | 0101 | 0110 | 10111 | 1000 | 1001 | |
|----|--------------|-------------------------|------|------|--------|------|---------|------|-------|------|------|-------------------------|
| 1 | NST | R-Type | [444 | IOM | ORI | NORI | BEG | BNE | SLTI | LW | SW | |
| P | we | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | = (BEA + BUE + SW) |
| N | en to reg | 0 | 0 | 0 | 0 | 0 | X | X | 0 | 1 | × | = LW |
| | len R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | = LW |
| M | eww | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | = 500 |
| B | roch | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | - BEQ |
| A | LUSRI | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | = (R-Type + BEOX + BWE) |
| B | inch Not | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | = BNE |
| P | es Vest | 0 | 1 | 1 | 1 | 1 | 1 | 1 | | | 1 | = Rtyre' |
| | NOP | B-Type | add | and | 00 | 105 | 56 | sula | slt | add | add | |
| A | 12 | 0 | 0 | 10 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | = |
| Ao | P 1 | 0 | 0 | 1 | 0 | 0 | D | 1 | 1 | 0 | 0 | |
| Ac | 80 | 0 | 1 | 0 | 1 | 0 | b | 0 | 0 | | 1 | = |
| | ACTA 1 | = fo; = fy; = f2+ | A2.A | 1 | 2,,≯). | M | 0 7 7 % | | | | | |

Extender Test:

```
VSIM 45> step -current

# Time: 0 i:11111, out:00000000000000000000000001111

# Time:100 i:10111, out:00000000000000000000000001111
```

Shift Test:

Other tests made in ALU Test:

```
VSIM 52> step -current
Time: 0 11:0000000000000000000000000000011, 12:000000000000000000000011, aluctr: 000, out:00000000000000000000011, zero:1
 Race: 1. Time:100 i1:0000000000000000000000000000011, i2:0000000000000000000000011, aluctr: 001, out:00000000000000000000000110, zero:1
Sub: :
Time:200 i1:00000000000000000000000000000101, i2:00000000000000000000000011, aluctr: 010, out:000000000000000000000000000, zero:1
 Time:300 i1:000000000000000000000000000001, i2:000000000000000000000001, aluctr: 011, out:00000000000000000000000, zero:1
Time:500 11:000000000000000000000000000001, 12:000000000000000000000011, aluctr: 101, out:00000000000000000000001, zero:1
New Set
uk :
Time:1200 11:000000000000000000000000000010, 12:000000000000000000000011, aluctr: 101, out:00000000000000000000111, zero:0
# NewSet
 Time:1500 i1:00000000000000000000000000000001, i2:00000000000000000000000010, aluctr: 000, out:000000000000000000000000, zero:0
 Time:1600 i1:00000000000000000000000000000101, i2:0000000000000000000000010, aluctr: 001, out:000000000000000000000111, zero:0
 Time:1800 i1:0000000000000000000000000000001, i2:00000000000000000000000010, aluctr: 011, out:000000000000000000000111, zero:0
 Time:2000 i1:000000000000000000000000000001, i2:00000000000000000000010, aluctr: 101, out:0000000000000000000111, zero:0
```

Alu Control Test:

Control Unit Test:

```
VSIM 38> step -current

# Time: 0 Opcode: 0000, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:0, regdest:0, ALUOp:000

# Time:100 Opcode: 0001, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001

# Time:200 Opcode: 0010, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:010

# Time:300 Opcode: 0011, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:101

# Time:400 Opcode: 0100, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:100

# Time:500 Opcode: 0101, RegW:0, MemtoReg:0, MR:0, MW:0, Branch:1, ALUSrc:1, Branch not:0, regdest:1, ALUOp:110

# Time:600 Opcode: 0110, RegW:0, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:0, regdest:1, ALUOp:110

# Time:700 Opcode: 0111, RegW:1, MemtoReg:0, MR:0, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:111


# Time:800 Opcode: 1000, RegW:1, MemtoReg:1, MR:1, MW:0, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001

# Time:900 Opcode: 1001, RegW:0, MemtoReg:0, MR:0, MW:1, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001


# Time:900 Opcode: 1001, RegW:0, MemtoReg:0, MR:0, MW:1, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001

# Time:900 Opcode: 1001, RegW:0, MemtoReg:0, MR:0, MW:1, Branch:0, ALUSrc:0, Branch not:1, regdest:1, ALUOp:001
```

MISP TEST: R-types:



MISP TEST: I-types:



Before MISP Test Bench Registers:

After MISP Test Bench Registers: