**Title**

HW-SW SystemC Co-Simulation SoC Validation Platform

**Final Report   
and  
Executive Summary**

Contract No. 4200022968

by

 TU Braunschweig, Germany

October 11, 2012

**Document No.: IDA-SCSV-FR-001**

**Table of Contents**

1 Introduction 3

1.1 Purpose and Scope 3

1.2 Revisions 3

2 Project Flow 4

2.1 Phase 1: Analysis and design of key IPs (WP1000) 4

2.1.1 Task 1: Survey of tools and techniques (WP1100) 4

2.1.2 Task 2: High-Level Modeling of SystemC IPs (WP1200) 4

2.1.3 Task 3: Verification of TL Models (WP1300) 4

2.1.4 Task 4: Power Modeling (WP1400) 4

2.2 Phase 2: VP Development and Validation (WP2000) 4

2.2.1 Task 5: Definition of the Design Flow (WP2100) 4

2.2.2 Task 6: Proof-of-concept VP Development (WP2200) 4

2.2.3 Task 7: High-Level DSE Demonstration (WP2300) 4

2.3 Additionally selected options 4

2.3.1 Multi-Processor 4

2.3.2 SpaceWire 4

2.3.3 SoCWire 4

2.3.4 AMBA 3.0 4

2.3.5 Power Modeling 4

**Table of Tables**

Table 1 - Revisions of this document 3

# Introduction

## Purpose and Scope

This document is the Final Report and Executive Summary of the SystemC Co-Simulation SoC Validation Platform (SoCRocket)

## Revisions

The following table will be updated during the course of the project.

|  |  |  |
| --- | --- | --- |
| **Version** | **Date** | **Description** |
| 0.1 | 11/10/12 | Initial document |
|  |  |  |
|  |  |  |
|  |  |  |

Table 1 - Revisions of this document

# Project Flow

## Phase 1: Analysis and design of key IPs (WP1000)

### Task 1: Survey of tools and techniques (WP1100)

### Task 2: High-Level Modeling of SystemC IPs (WP1200)

### Task 3: Verification of TL Models (WP1300)

### Task 4: Power Modeling (WP1400)

## Phase 2: VP Development and Validation (WP2000)

### Task 5: Definition of the Design Flow (WP2100)

### Task 6: Proof-of-concept VP Development (WP2200)

### Task 7: High-Level DSE Demonstration (WP2300)

## Additionally selected options

### Multi-Processor

### SpaceWire

### SoCWire

### AMBA 3.0

### Power Modeling