1. Importing source files into Vivado

```
Design Sources (1)

DC_rx (DC_rx.sv) (3)

polyphase_Rx_inst: polyphase_Rx (polyphase_Rx.sv) (8)


fft_feed_inst: fft_feed (fft_feed.sv) (1)

se2pa_inst: se2pa (se2pa.sv)
```

2. Configuration of IP cores

(1) Filter IP core

"Filter Options":



Set corresponding coefficient vector

```
For fir_Rx_0:
```

```
-4, -46, 7, 125, -21, -318, 46, 698, -101, -1539, 248, 5467, 8191, 4804, -232, -1458, 95, 666, -45, -302, 18, 117, -7, -44
```

For fir_Rx_1:

```
-11, -47, 23, 128, -64, -322, 145, 704, -314, -1564, 793, 6087, 8082, 4115, -642, -1329, 270, 610, -126, -275, 53, 106, -20, -40
```


For fir_Rx_6:

-40,-20,106,53,-275,-126,610,270,-1329,-642,4115,8082,6087,793,-1564,-314,704,145,-322,-64,128,23,-47,-11

For fir Rx 7:


-44,-7,117,18,-302,-45,666,95,-1458,-232,4804,8191,5467,248,-1539,-101,698,46,-318,-21,125,7,-46,-4

"Channel Specification":




Set "Number of Paths" as 2

"Implementation":



- Set "Coefficient Width" as 16
- Set "Output Rounding Mode" as non symmetric rounding down
- Set "Output Width" as 16


"Interface":



• check "ARESETn (active low)" box


(2) FFT IP Core

"Configuration":



• Set "Transform Length" as 8

"Implementation":



Set each parameter as above

3. Set "DC_rx.sv" as the top module