



Royal 13"/Riata 14" SkyLake -U (UMA/DIS) Schematics








WWW.AliSaler.Com
































Power Rail

 V_{CC} VCCGT

VCCGTX

VCCSA


Vccto VCCST


VCCPLL


VDDQ VCCOPC


VCCOPC_1P8


VCCEOPIO


















PECOMMENDED SETTINGS

NA = NOT APPLICABLE

NECOMMENDED SETTINGS
D= DO NOT INSTALL RESISTOR
I = INSTALL 3K RESISTOR
X = DESIGN DEPENDANT





CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED. THEY MUST NOT CONFLICT DURING RESET

STRAPS PIN DESCRIPTION OF DEFAULT SETTINGS TX PWRS FNB GPION POIE FULL TY OUTPUT SWING TX_DEEMPH_EN GPIO1 PCIE TRANSMITTER DE-EMPHASIS ENABI ED RESERVED RSVD RSVD GPIO2 GPI08 RIF VGA DIS GPIO9 VGA ENABLED GPIO21 RESERVED RSVD BIOS ROM EN GPIO 22 ROMCSB ENABLE EXTERNAL BIOS ROM ROMIDCFG(2:0) GPIO[13:11] SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT VIP_DEVICE_STRAP_ENA V2SYNC IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler) RSVD H2SYNC RESERVED AUD[1] HSYNC SEE DATABOOK FOR DETAIL AUD[0] SEE DATABOOK FOR DETAIL RSVD GENERICC RESERVED

NOTE1: AMD RESERVED CONFIGURATION STRAPS

GPIO8

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOS ARE USED. THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.


GPIO2

POWER UP / POWER DOWN SEQUENCE POWER UP VDDR3 (3.3V)PCIE VDDC (0.95V)1.8V IO >10us (1.8V) VDDC/VDDCI (0.8V ~ 1.15V) **VMEMIO** (1.35V or 1.5V) <20ms

POWER DOWN

GPIO21 H2SYNC

GENERICC



PROJECT:400 Series Quanta Computer Inc.

20 - Meso_S3_GND/LVDS/Strap 1A onday, November 30, 2015 Sheet 20 of

GND#78 GND#79 GND#80

GND#82

GND#83


GND#86

GND#87 GND#88 VSS_MECH#1

VSS_MECH#3


VSS_MECH#2


AM32













Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2


This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.





PROJECT:400 SeriesQuanta Computer Inc.














EMI Solution

 C_TX2_HDMI+_R
 R R208
 150/F
 4
 C_TX2_HDMI+_R

 C_TX1_HDMI+_R
 R194
 150/F
 4
 C_TX1_HDMI+_R


 C_TX0_HDMI+_R
 R178
 150/F
 4
 C_TX0_HDMI+_R


 C_IN_CLK_R
 R221
 150/F
 4
 C_IN_CLK#_R


HDMI SMBus Isolation


[28] HDMI_UP_CLK HDMI_UP_CLK


[28] HDMI_UP_DATA HDMI_UP_DATA


















USB/Card Reader/Headphone_Mic Combo Jack Daugther Board Connector
























35


36 Accelerometer Sensor R360 *0_4/S O+3V U14 HP3DC2TR C427 C428 0.1U/10V_4 0.1U/10V_4 RESERVED RESERVED RESERVED RESERVED [4] ACCEL_INT THERM_SDA< THERM_SCL< +G_SEN_PWO ACCEL_INT AL003DC2A00 C424 *22P/50V_4 C432 *33P/50V_4 [2, 3, 4, 5, 7, 8, 9, 10, 15, 16, 17, 24, 26, 27, 28, 30, 31, 32, 33, 34, 38, 42, 44, 45, 49, 55, 57, 63][3,10,15,26,33,37,38,40,41,42,44,45,46,48,49,50,51,53,54,57,60,62,63]














Trace Length and Routing₽

- Special attention should be paid to SIM traces (UIM CLK, UIM DATA and UIM RST) to minimize the trace lengths between the SIM slot and the WAN NGFF slot. Minimizing the signal lengths and traces will reduce possibility of SIM signal integrity issues. Recommended maximum length is 100mm. Not to exceed length is 150mm.
- Minimum distance between UIM CLK and UIM DATA should be 20 mils. Static signals such as UIM RST can be routed between UIM CLK and UIM DATA to conserve space if needed.√
- . It is recommended that SIM traces be isolated from other high-speed switching signals, as noise can couple into the SIM signals. Keep a minimum distance of 20 mils between UIM CLK, UIM DATA and any other high-speed switching
- Placing the SIM card on a daughter card is also not recommended as the interconnect may impact SIM signal integrity.

SIM Power ₽


- The UIM PWR trace width must be at least 20 mils. Sub-planar routing is recommended.
- · Implement additional power filtering to SIM card power to ensure clean power is supplied to minimize any possible noise ripple effects. At a minimum, place a 0.1uF and a 4.7uF capacitor on the UIM PWR supply and locate near the SIM connector.

RF cap





PROJECT:400 Series Quanta Computer Inc.


39 -- SIM CARD/ RF cap



Power Botton Connector










Rev 1A




PROJECT:400 Series Quanta Computer Inc.

41 -- Power Button/ HW Reset Date: Monday, November 30, 2015 Sheet 41 of






SATA-HDD














LPC & ESPI TABLE					
		LPC MODE	ESPI MODE		
R658	Ra	INSTAL	UNINSTAL		
R646	Rb	INSTAL	UNINSTAL		
R659	Rc	INSTAL	UNINSTAL		
R656	Rd	INSTAL	UNINSTAL		
R649	Re	INSTAL	UNINSTAL		
R657	Rf	INSTAL	UNINSTAL		
R249	Rg	INSTAL	UNINSTAL		
R147	Rh	INSTAL	UNINSTAL		
R120	Ri	INSTAL	UNINSTAL		
R276	Rj	INSTAL	UNINSTAL		
R678	Rk	UNINSTAL	INSTAL		

LPC MODE

UNINSTAL

INSTAL

INSTAL

R769

R770


ESPI MODE


UNINSTAL

UNINSTAL

INSTAL









SPI ROM


Vender	Size	P/N
Winbond	128MB	AKE3DZN0N01
Socket		DFHS08FS023


Vender	Size	P/N
Winbond	16MB	AKE38FP0N03
Socket		DFHS08FS023





















WWW.AliSaler.Com





[25,26,44,49,50,51,52,54,55,56,57,59,61] +VIN [9,41,45,48,49,50,57,62,63] +3V_ALW [5,13,15] +VCC_IO
























VGACORE (Meso PRO (DDR3)_ 25W/38W(1ms))
Countinue current:28A
OCP_SPIKE=47A(1ms)
LL=1m V/A


















WWW.AliSaler.Com


POK CKT





[2,3,4,5,7,8,9,10,15,16,17,24,26,27,28,30,31,32,33,34,36,38,42,44,45,49,55,57] +3V [8,28,0,31,40,42,43,52,57] +6V [9,41,45,48,50,57,62] +3V_ALW

POWER BLOCK DIAGRAM



POWER ENABLE PIN

