CS/EE 3810: Computer Organization

Lecture 15: Caching hierarchy

Anton Burtsev November, 2022

Cache Hierarchies

- Data and instructions are stored on DRAM chips DRAM is a technology that has high bit density, but relatively poor latency – an access to data in memory can take as many as 300 cycles today!
- Hence, some data is stored on the processor in a structure called the cache – caches employ SRAM technology, which is faster, but has lower bit density
- Internet browsers also cache web pages same concept

Memory Hierarchy

As you go further, capacity and latency increase

Registers 1KB 1 cycle L1 data or instruction
Cache
32KB
2 cycles

L2 cache 2MB 15 cycles Memory 16GB 300 cycles

Disk 1 TB 10M cycles

Locality

- Why do caches work?
 - Temporal locality: if you used some data recently, you will likely use it again
 - Spatial locality: if you used some data recently, you will likely access its neighbors
 - No hierarchy: average access time for data = 300 cycles
 - 32KB 1-cycle L1 cache that has a hit rate of 95%:
 average access time = 0.95 x 1 + 0.05 x (301)
 = 16 cycles

Thank you!