CS/ECE 3810: Computer Organization

Lecture 5: Arithmetic for Computers

Anton Burtsev September, 2022

Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

Integer addition

• Example 7 + 6


```
0000 0000 0000 0000 0000 0000 0000 0111<sub>two</sub> = 7_{ten} 0000 0000 0000 0000 0000 0000 0110<sub>two</sub> = 6_{ten}
```

Integer addition

• Example 7 + 6


Integer Addition

• Example: 7 + 6



Integer Addition

• Example: 7 + 6



- Overflow if result out of range
 - Adding + (positive) and (negative) operands, no overflow
 - Adding two + (positive) operands
 - Overflow if result sign is 1
 - Adding two –(negative) operands
 - Overflow if result sign is 0

Integer subtraction

• Example 7 − 6

• Directly:

• Or as adding (-6)

Integer Subtraction

- Add negation of second operand
- Example: 7 6 = 7 + (-6)

```
+7: 0000 0000 ... 0000 0111
```

```
<u>-6:</u> <u>1111 1111 ... 1111 1010</u>
```

- +1: 0000 0000 ... 0000 0001
- Overflow if result out of range
 - Subtracting two +(positive) or two –negative operands, no overflow
 - Subtracting +(positive) from –(negative) operand
 - Overflow if result sign is 0
 - Subtracting –(negative) from +(positive) operand
 - Overflow if result sign is 1


Dealing with Overflow

- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

Multiplication

Multiplication


Start with long-multiplication approach




Length of product is the sum of operand lengths


Multiplication

Start with long-multiplication approach






Multiplication Hardware



Chapter 3 — Arithmetic for Computers — 13

Can we do it faster?


Start with long-multiplication approach



Length of product is the sum of operand lengths

Faster Multiplier

- Uses multiple adders
 - Cost/performance tradeoff



- Can be pipelined
 - Several multiplication performed in parallel

MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - mul rd, rs, rt
 - Least-significant 32 bits of product -> rd

Division

Division

$$\begin{array}{c|c} & \underline{1001}_{\text{ten}} & \text{Quotient} \\ \hline \text{Divisor} & 1000_{\text{ten}} & | & 1001010_{\text{ten}} & | & \text{Dividend} \\ \hline & \underline{-1000} & & & \\ & & 101 & & \\ & & 1010 & & \\ \hline & & 1000 & & \\ \hline & & & 10_{\text{ten}} & | & \text{Remainder} \\ \end{array}$$

At every step,

- shift divisor right and compare it with current dividend
- if divisor is larger, shift 0 as the next bit of the quotient
- if divisor is smaller, subtract to get new dividend and shift 1
 as the next bit of the quotient

Division

At every step,

- shift divisor right and compare it with current dividend
- if divisor is larger, shift 0 as the next bit of the quotient
- if divisor is smaller, subtract to get new dividend and shift 1 as the next bit of the quotient

Divide Example

• Divide 7_{ten} (0000 0111_{two}) by 2_{ten} (0010_{two})

Iter	Step	Quot	Divisor	Remainder
0	Initial values			
1				
2				
3				
4				
5				


Divide Example

• Divide 7_{ten} (0000 0111_{two}) by 2_{ten} (0010_{two})

Iter	Step	Quot	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	Rem = Rem - Div	0000	0010 0000	1110 0111
	Rem < 0 🚠 +Div, shift 0 into Q	0000	0010 0000	0000 0111
	Shift Div right	0000	0001 0000	0000 0111
2	Same steps as 1	0000	0001 0000	1111 0111
		0000	0001 0000	0000 0111
		0000	0000 1000	0000 0111
3	Same steps as 1	0000	0000 0100	0000 0111
4	Rem = Rem - Div	0000	0000 0100	0000 0011
	Rem >= 0 🚠 shift 1 into Q	0001	0000 0100	0000 0011
	Shift Div right	0001	0000 0010	0000 0011
5	Same steps as 4	0011	0000 0001	0000 0001

21

Division Hardware



MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use mfhi, mflo to access result

Thank you!