## RAM Interface

- Provides access to 1 Gbit of onboard DDR2 RAM.
- Requires modified clocking
  - o Design will operate at 37.5 MHz
- Interface consists of IP Core and Wrapper.
  - Provides 8-bit data interface
  - o 26-bit addressing
- Single-Step Write Operation
  - Write `data\_in` to `address`
- Two-Step Read Operation
  - Request data from `address`
  - Wait for ready
  - Get data & acknowledge

# Installing

- Copy 'ram\_interface\_wrapper.v' to your project root
- Extract the contents of IPCore.zip to the `ipcore\_dir` folder in your project root.
  - o If it does not exist, create it.
- Add to ISE Project
  - From ISE, select 'Project->Add Source' (NOT copy)
  - Select `ram\_interface\_wrapper.v` and `ipcore\_dir/ram\_interface.xise`

# Using the RAM Interface

#### General

- o reset: [input] synchronous reset
- o clk: [input] 100MHz clock
- o clkout: [output] 37.5 MHz System Clock
- sys\_clk: [input] 37.5 MHz System Clock (Yes, you have to route this yourself)
- o rdy: [output] '1' signals that the interface is ready for use.

### Writing

- Single-operation write
- When `write\_enable` goes high, the value of `data\_in` is written to loc `address`

### Reading

- Two-operation write
- When `read\_request` goes high, the system queues a READ from loc `address`
- When read is ready, `rd\_data\_pres` goes high, & data is available at `data\_out`
- When reading data, acknowledge with a `1` on `read\_ack`