

Kunal Kumar

📍 Gif-sur-Yvette, France ✉ kunal.kumar@polytechnique.edu ☎ 07 45 52 62 05 in kunal 🐙 DevGunu03

Projects

Graduate Research Assistant

Laboratoire de Physique de la Matière Condensée, Dept. of Chimie, l'X

Palaiseau, France

Sept 2025 – Current

- Aim to create a QD-LED with ZnO as electron transport layer, organic multitudes as hole transport layer and CdSe/CdTe/CdSe QDs for combination of narrow green and red emission with tunable magnitude of peaks
- Optimized fibre-laser operating parameters for etching of ITO electrodes achieving minimum-linewidth of $18\mu\text{m}$

Undergraduate Research Assistant

Electronics & Materials Physics Lab, MEMS dept., IITB

Mumbai, India

Aug 2024 – Aug 2025

- Developed a Monte Carlo simulator for improving spin-conditions based on various forces to homogeneously distribute Au Nanoparticles (based on size, surfactant & concentration) on *Si/SiO₂* & c-sapphire substrate
- Built a Transfer Matrix Method for determining optical contrast based on Total Color Difference on MATLAB which could predict the z-thickness of *MoS₂* crystals on *Si/SiO₂* from the OM images within 3-nm accuracy
- Produced & optimized regular-circular growth of *WS₂* on c-sapphire using 50-nm AuNP in a LPCVD system

Summer Research Assistant

Quantum Nanobio & Photonics Lab, Physics Dept., KAIST

Daejeon, South Korea

June 2024 – Aug 2024

- Developed location marker on InGaN/GaN multi-quantum well sample using UV-photolithography, wet-etching and current-controlled e-beam evaporation of nano-scale Cr/Au platings for finer view under OM & PL scopes
- Utilized Monte Carlo simulations (SRIM) to analyze depth profile and collision dynamics of Ga ions and improve FIB milling by tuning accelerating voltage & angle for fabricating 3D confined donuts on quantum-well sample
- Mapped CL & PL spectra for broadband peaks & emission of single-photons through 3D confined regions

Experience

Research Analyst

Jaguar Land Rover Chiplet Challenge - Inter IIT Tech Meet 12.0

Mumbai, India

Sept 2023 – Dec 2023

- Examined architectures of NVIDIA DRIVE Orin (200 TOPS, 200 GB/s) and Tesla FSD (73.7 TOPS, 63 GB/s) — identifying 18% latency reduction potential via chiplet partitioning and interposer-optimized interconnects.
- Designed a chiplet topology through rectangle-packing optimization reducing die area by 23% and power by 15%, while boosting bandwidth $4\times$ ($200 \rightarrow 800$ GB/s) and lowering latency 20% versus monolithic SoC layouts.
- Proposed UCIE-based interconnects achieving 40% higher throughput and 30% lower error rate than PCIe 5.0/CXL links, while ensuring ISO 26262, ASIL-D and SAE L4–L5 automotive compliance for vehicle safety

Avionics Engineer & Lead PCB Designer

IITB Rocket Team

Mumbai, India

Dec 2022 – Jun 2024

- Designed the flight computer for 30,000-ft sounding rocket on Autodesk Eagle in 3 iterations based on Raspberry Pi Pico coupled with an MPU6050 IMU and BMP280 pressure sensor for data processing and sensor fusion
- Deployed LoRa Sub-GHz transmission module for telemetry, geo-tagging and live feed for the on-ground station
- Optimized a kalman filter sub-routine in MATLAB with variables calculated from test runs and thrust profile

Education

Institut Polytechnique de Paris

Masters of Science, Chemistry and Interfaces

Aug 2027 (Expected)

Indian Institute of Technology Bombay

Bachelors of Technology, Metallurgical Engineering & Materials Science (Honors)

Nov 2021 - May 2025

GPA: 8.23/10

Skills

Equipment: Oscilloscope, Spin-coater, Profilometer, Photolithography system, OM, SEM, AFM, CVD, Digital Multimeter, e-beam evaporator, FIB (basic operation), PL system

Electronics: Arduino, Raspberry Pi, BJTs, Op-Amps, ESP

Programming: MATLAB, Python

Software Tools: Ansys Lumerical, Workbench, EAGLE, L^AT_EX, Google Suite, Microsoft Office