TOSHIBA NAND Memory Toggle DDR1.0 Technical Data Sheet

Rev. 0.2
2014 – 07 – 04
TOSHIBA
Semiconductor & Storage Products
Memory Division

CONTENTS

1.	INTRODUCTION	6
1.1.	General Description	6
1.2.	Definitions and Abbreviations	
1.3.	Features	
1.4.	Diagram Legend	8
2.	PHYSICAL INTERFACE.	
2.1.	Pin Descriptions	
2.2.	PIN ASSIGNMENT (TOP VIEW)	
2.3.	BLOCK DIAGRAM	
2.4.	Absolute Maximum DC Rating	
2.5.	Operating Temperature Condition	
2.6.	Recommended Operating Conditions	
2.7.	AC Overshoot/Undershoot Requirements	
2.8.	DC Operating Characteristics	
2.9.	Input/Output Capacitance (Toper =25°C, f=1MHz)	
2.10.	DQ Driver Strength	
2.11.	Input/Output Slew rate	
2.12.	R/B and SR[6] Relationship	
2.13.	Write Protect	
3.	MEMORY ORGANIZATION	
3.1.	Addressing	
3.1.1.	Plane Addressing	
3.1.2.	Extended Blocks Arrangement	
3.2.	Factory Defect Mapping	
3.2.1.	Device Requirements	
3.2.2.	Host Requirements	
4.	FUNCTION DESCRIPTION	
4.1.	Discovery and Initialization	
4.1.1.	Power-on/off sequence	
4.1.2.	Single Channel Discovery	
4.1.3.	Dual Channel Discovery	
4.1.4.	V _{PP} Initialization	
4.2.	Mode Selection	
4.3.	General Timing	
4.3.1.	Toggle DDR1.0 General Timing	
4.3.1.1.	Command Latch Cycle	
4.3.1.2.	Address Latch Cycle	
4.3.1.3.	Basic Data Input Timing	
4.3.1.4.	Basic Data Output Timing.	
4.3.1.5.	Read ID Operation	
4.3.1.6.	Status Read Cycle	
4.3.1.7.	Set Feature	36
4.3.1.8.	Get Feature	36
4.3.1.9.	Page Read Operation	37
4.3.1.10.	Read Hold Operation with \overline{CE} High is below	
4.3.1.11.	Page Program Operation	
4.3.1.12.	Page Program Operation with Random Data Input	40
4.3.2.	SDR General Timing	41
4.3.2.1.	Command Latch Cycle	
4.3.2.2.	Address Latch Cycle	
4.3.2.3.	Basic Data Input Timing	
4.3.2.4.	Basic Data Output Timing	
4.3.2.5.	Read ID Operation	
4.3.2.6.	Status Read Cycle	
4.3.2.7.	Set Feature	
4.3.2.8.	Get Feature	
4.3.2.9.	Page Read Operation	
4.3.2.10.	Page Program Operation	

4.3.2.11.	Page Program Operation with Random Data Input	47
4.4.	AC Timing Characteristics	48
4.4.1.	Timing Parameters Description	48
4.4.2.	Timing Parameters Table	50
5.	COMMAND DESCRIPTION AND DEVICE OPERATION	54
5.1.	Basic Command Sets	54
5.2.	Basic Operation	55
5.2.1.	Basic Unit and Order for Program / Read Operation	55
5.2.2.	Page Read Operation	56
5.2.2.1.	Page Read Operation with Random Data Output	57
5.2.2.2.	Data Out After Status Read	57
5.2.3.	Random Cache Read Operation	58
5.2.4.	Page Program Operation	59
5.2.4.1.	Program Operation with Random Data Input	60
5.2.5.	Cache Program Operation	61
5.2.6.	Block Erase Operation	62
5.2.7.	Set Feature Operation	63
5.2.7.1.	Interface change (80h)	63
5.2.7.2.	Driver strength setting (10h)	63
5.2.7.3.	External V _{PP} (30h)	64
5.2.8.	Get Feature Operation	
5.2.9.	Read ID Operation	
5.2.9.1.	00h Address ID Definition	65
5.2.9.2.	40h Address ID Definition	67
5.2.10.	Read Status Operation	67
5.2.11.	Reset Operation	69
5.2.12.	Read LUN Operation	70
5.3.	Extended Operation	71
5.3.1.	Extended Command Sets	71
5.3.2.	Address Input Restrictions for Multi Page Operation	71
5.3.3.	Multi Page Read Operation	72
5.3.4.	Multi Page Random Cache Read Operation	73
5.3.5.	Multi Page Program Operation	74
5.3.6.	Multi Page Cache Program Operation	75
5.3.7.	Multi Block Erase Operation	77
5.3.8.	Device Identification Table Read Operation	77
5.3.9.	Device Identification Table Definition	78
5.3.10.	Read Status Enhanced	89
5.3.11.	Read LUN #0 Status Operation	89
5.3.12.	Read LUN #1 Status Operation	90
5.4.	Interleaving Operation	90
5.4.1.	Interleaving Page Program	91
5.4.2.	Interleaving Page Read	
5.4.3.	Interleaving Block Erase	94
5.4.4.	Interleaving Multi Page Program	95
5.4.5.	Interleaving Multi Page Read	
5.4.6.	Interleaving Multi Block Erase	
6.	APPLICATION NOTES AND COMMENTS	
7.	Package Dimensions	
8.	Revision history	
RESTRIC	CTIONS ON PRODUCT USE	

LIST of FIGURES

Figure 1. Block Diagram (TC58TEG7THL)	
Figure 2. Block Diagram (TH58TEG8THL)	12
Figure 3. Block Diagram (TH58TEG9THL)	
Figure 4. Overshoot/Undershoot Diagram	15
Figure 5. trise and trall Definition for Output Slew Rate	20
Figure 6. Write Protect timing requirements of the Program operation	
Figure 7. Write Protect timing requirements of the Erase operation	
Figure 8. Target Organization	
Figure 9. Row Address Layout	23
Figure 10. Position of Plane Address	
Figure 11. Area marked in first or last page of block indicating defect	
Figure 12. Flow chart to create initial invalid block table	
Figure 13. Initialization Timing	
Figure 14. Command Latch Cycle Timing	
Figure 15. Address Latch Cycle Timing	
Figure 16. Basic Data Input Timing	
Figure 17. Basic Data Output Timing	
Figure 18. Read ID Operation Timing	
Figure 19. Status Read Cycle Timing	
Figure 20. Status Read Cycle Timing before toggle mode setting at power up sequence	
Figure 21. Set Feature Timing.	
Figure 22. Get Feature Timing	
Figure 23. Page Read Operation Timing	
Figure 24. Read Hold Operation with CE high	
Figure 25. Page Program Operation Timing	
Figure 26. Page Program Operation with Random Data Input Timing	
Figure 27. Command Latch Cycle Timing	
Figure 27. Address Latch Cycle Timing.	
Figure 28. Basic Data Input Timing	
Figure 29. Basic Data Output Timing	
Figure 30. Read ID Operation Timing	
Figure 31. Status Read Cycle Timing	
Figure 32. Set Feature Timing.	
Figure 33. Get Feature Timing.	
Figure 34. Page Read Operation Timing	
Figure 35. Page Program Operation Timing	
Figure 37. Page Program Operation Timing Figure 37. Page Program Operation Timing	
Figure 36. Page Read Timing.	
Figure 37. Page Read with Random Data Output Timing	
Figure 38. Data Out After Status Read Timing	
Figure 39. Random Cache Read Timing.	
Figure 40. Page Program Timing.	
Figure 41. Program operation with Random Data Input Timing	
Figure 42. Cache Program Timing	
Figure 43. Block Erase Timing	
Figure 44. Set Feature Timing.	
Figure 45. Get Feature Timing	
Figure 46. Read ID Timing.	
Figure 47. Read Status Timing	
Figure 48. Reset timing	
Figure 49. Reset timing during Program operation	
Figure 50. Reset timing during Erase operation.	
Figure 51. Reset timing during Read operation	
Figure 52. Status Read after Reset operation	
Figure 53. Successive Reset operation	
Figure 54. Single LUN Reset Timing	
Figure 55. Example Timing with Multi Page Read (Primary)	
Figure 56. Example Timing with Multi Page Read (Secondary)	
Figure 57. Example Timing with Multi Page Cache Read (Primary)	73

Figure 58. Example Timing with Multi Page Program	7
Figure 59. Example Timing with Multi Page Cache Program	70
Figure 60. Example Timing with Multi Block Erase	7'
Figure 61. Device Identification Table Read Timing	
Figure 62. Read Status Timing	8
Figure 63. Read LUN#0 Status Timing	
Figure 64. Read LUN#1 Status Timing	
Figure 65. Example Timing with Interleaving Page Program	
Figure 66. Example Timing with Interleaving Page Read	
Figure 67. Example Timing with Interleaving Block Erase	
Figure 68. Example Timing with Interleaving Multi Page Program	
Figure 69.Example Timing with Interleaving Multi Page Read	
Figure 70. Example Timing with Interleaving Multi Block Erase	

LIST of TABLES

Table 1	Product Organization	7
Table 2	Supported Operation Modes	
Table 3	Pin Descriptions	
Table 4	Absolute Maximum Rating	
Table 5	Operating Temperature Condition	
Table 6	Recommended Operating Condition	
	AC Overshoot/Undershoot Specification	
	DC & Operating Characteristics for VccQ=3.3V	
Table 10		
Table 11	Input/ Output capacitance	
Table 12	DQ Drive Strength Settings	
Table 13	Testing Conditions for Impedance Values	
Table 14	Output Drive Strength Impedance Values	
Table 15	Pull-up and Pull-down Output Impedance Mismatch	
Table 16	Derating factor	
Table 17	Input Slew Rate	
Table 18	Testing Conditions for Input Slew Rate	
Table 19	Output Slew Rate Requirements	
Table 20	Testing Conditions for Output Slew Rate	
Table 21	The addressing of this device.	
Table 22	Extended Blocks Arrangement for LUN #0.	
Table 23	Extended Blocks Arrangement for LUN #1.	
Table 24	Mode Selection	
Table 25	SDR Interface Mode Selection	
Table 26	Toggle DDR Timing Parameters Description	
Table 27	AC Timing Characteristics	
Table 28	AC Test Conditions	
Table 29	Read/Program/Erase Timing Characteristics	
Table 30	Basic Command Sets	
Table 31	Programming Order for each WL & Step	
Table 32	An Example of the Readable Page	
Table 33	Set feature addresses	
Table 34	Interface change setting data	
Table 35	Driver Strength Setting Data	63
Table 36	External VPP Setting Data	64
Table 37	External VPP Setting Data Definition	64
Table 38		
Table 39	2nd ID Data	65
Table 40	3rd ID Data	66
Table 41	4th ID Data	66
Table 42	5th ID Data	66
Table 43	6th ID Data	66
Table 44	40h Address ID Cycle	67
Table 45	40h Address ID Definition	
Table 46	Read Status Definition for 70h	
Table 47	Read Status Definition for 71h	68
Table 47	Read Status Definition for 73h	
Table 48	Extended Command Sets.	
Table 49	Parameter Page Definitions	78
Table 50	Read Status Enhanced Definition for 78h	
Table 51	Read LUN#0 Status Definition for F1h	
	Read LUN#1 Status Definition for F2h	

1. INTRODUCTION

1.1. General Description

Toggle DDR is a NAND interface for high performance applications which support data read and write operations using bidirectional DQS.

Toggle DDR NAND has implemented 'Double Data Rate' without a clock. It is compatible with functions and command which have been supported in conventional type NAND(i.e. SDR NAND) while providing high data transfer rate based on the high-speed Toggle DDR Interface and saving power with separated DQ voltage. For applications that require high capacity and high performance NAND, Toggle DDR NAND is the most appropriate. Toggle DDR1.0 NAND supports the interface speed of up to 100 MHz, which is faster than the data transfer rate offered by SDR NAND. Toggle DDR NAND transfers data at high speed using DQS signal that behaves as a clock,

This device supports both SDR interface and Toggle DDR interface. When starting, the device is activated in SDR mode. The interface mode can be changed into Toggle DDR interface utilizing specific command issued by the Host.

and DQS shall be used only when data is transferred for optimal power consumption.

1.2. Definitions and Abbreviations

SDR

Acronym for single data rate.

DDR

Acronym for double data rate.

Address

The address is comprised of a column address with 2 cycles and a row address with 3 cycles. The row address identifies the page, block and LUN to be accessed. The column address identifies the byte within a page to access. The least significant bit of the column address shall always be zero.

Column

The byte location within the page register.

Row

Refer to the block and page to be accessed.

Page

The smallest addressable unit for the Read and the Program operations.

Block

Consists of multiple pages and is the smallest addressable unit for the Erase operation.

Plane

The unit that consists of a number of blocks. There are one or more Planes per LUN.

Page register

Register used to transfer data to and from the Flash Array.

Cache register

Register used to transfer data to and from the Host.

Defect area

The defect area is where factory defects are marked by the manufacturer. Refer to the section 3.2

Device

The packaged NAND unit. A device may contain more than a target.

LUN (Logical Unit Number)

The minimum unit that can independently execute commands and report status. There are one or more LUNs per $\overline{\text{CE}}$.

Target

An independent NAND Flash component with its own $\overline{\text{CE}}$ signal.

SR[x] (Status Read)

SR refers to the status register contained within a particular LUN. SR[x] refers to bit x in the status register for the associated LUN. Refer to section 5.13 for the definition of bit meanings within the status register.

PS

"Programming Step": Command to indicate Programming Step (1st Program, 2nd Program, 3rd Program) = (09h, 0Dh, None)

1.3. Features

Organization

Table 1 Product Organization

Parameter	TC58TEG7THL	TH58TEG8THL	TH58TEG9THL
Part number (T _{OPER} : 0~70°C)	TC58TEG7THLTA00	TH58TEG8THLTA20	TH58TEG9THLTA20
Device capacity	$18336 \times 384 \times 2892$ (TENTATIVE) \times 8 bits	$18336 \times 384 \times 2892$ (TENTATIVE) $\times 8 \times 2$ bits	18336 × 384 × 2892 (TENTATIVE) ×8 ×4 bits
Page size	18336 Bytes	18336 Bytes	18336 Bytes
Block size	7041024 Bytes	7041024 Bytes	7041024 Bytes
Plane size	10181320704 Bytes	10181320704 Bytes	10181320704 Bytes
Plane per one LUN	2 Planes	2 Planes	2 Planes
LUN per one target	1 LUN	1 LUN	2LUN
Target per one device	1 target	2 targets	2 targets
Number of valid blocks per a device (min)	2738(TENTATIVE)	5476(TENTATIVE)	10952(TENTATIVE)
Number of valid blocks per a device (max)	2892(TENTATIVE)	5784(TENTATIVE)	11568(TENTATIVE)
Package Weight	TBDg	TBDg	TBDg

NOTE:

- 1) The device occasionally contains unusable blocks.
- 2) The first block (Block 0) is guaranteed to be a valid block at the time of shipment.
- 3) The specification for the minimum number of valid blocks is applicable over the device lifetime.
- 4) The number of valid blocks includes extended blocks.

• Modes

Basic Operation

Page Read Operation (with Random Data Output), Data Out After Status Read, Random Cache Read Operation, Page Program Operation (with Random Data Input),

Cache Program Operation, Block Erase Operation,

Set Feature Operation, Get Feature Operation, Read ID Operation, Read Status Operation, Reset Deration, Reset LUN Operation

Extend Operation

Multi Page Read Operation, Multi Page Random Cache Read Operation, Multi Page Program Operation, Multi Cache Program Operation, Multi Block Erase Operation,

Device Identification Table Read Operation, Read Status Enhanced Operation, Read LUN #0 Status Operation, Read LUN #1 Status Operation

Interleaving Operation

Interleaving Page Program, Interleaving Page Read, Interleaving Block Erase, Interleaving Multi Page Program, Interleaving Multi Page Read, Interleaving Multi Block Erase

Table 2 Supported Operation Modes

Operation Mode	TC58TEG7THL	TH58TEG8THL	TH58TEG9THL
Basic Operation	Supported	Supported	Supported
Extended Operation	Supported	Supported	Supported
Interleaving Operation	Not supported	Not supported	Supported

NOTE:

1) Read LUN #1 Status Operation is supported only if the Target has more than 2 LUNs.

Mode control

Serial input/output Command control

· Power supply

VCC = 2.7 V to 3.6 V VCCQ = 2.7 V to 3.6 V / 1.7 V to 1.95V

• Access time

Cell array to register $\,$ TBD μs $\,$ max

TBD μs typ.

Data Transfer rate 100 MHz

• Program/Erase time

Auto Page Program TBD µs/page typ. Auto Block Erase TBD ms/block typ.

Operating current

Read TBD mA max. (per 1 chip)
Program (avg.) TBD mA max. (per 1 chip)
Erase (avg.) TBD mA max. (per 1 chip)

Standby 100 µA max. (Single stack), 150 µA max. (2stack), 200 µA max. (4stack)

• Reliability

Refer to APPLICATION NOTES AND COMMENTS.

1.4. Diagram Legend

Diagrams in the Toggle DDR1.0 datasheet use the following legend:



This legend shows the command data. Refer to the Table 29 for more information about the command data.



This legend shows the Address data. The addresses are comprised of 2 cycles column address and 3 cycles row address.

C1: Column address 1

C2: Column address 2

R1: Row address 1

R2: Row address 2

R3: Row address 3

(W-Data

This legend shows Host writing data (data input) to the device.

(R-Data)

This legend shows Host reading data (data output) from the device.

SR[x]

This legend shows Host reading the status register within a particular LUN.

2. PHYSICAL INTERFACE

2.1. Pin Descriptions

Table 3 Pin Descriptions

Table 3 Pin	able 3 Pin Descriptions				
SDR	Toggle DDR1.0	Pin Function			
	DDI(1.0	DATA INPUTS/OUTPUTS			
DQ[7:0]	DQ[7:0]	The DQ pins are used to input command, address and data and to output data during read operations.			
		The DQ pins float to high-z when the chip is deselected or when the outputs are disabled.			
		COMMAND LATCH ENABLE			
		The CLE input controls the activating path for commands sent to the command register. When active high,			
CLE	CLE	commands are latched into the command register through the DQ ports on the rising edge of the $\overline{\text{WE}}$			
		signal.			
		ADDRESS LATCH ENABLE			
ALE	ALE	The ALE input controls the activating path for address to the internal address registers.			
		Addresses are latched on the rising edge of $\overline{\text{WE}}$ with ALE high.			
		CHIP ENABLE			
$\overline{ ext{CE}}$	$\overline{ ext{CE}}$	The $\overline{\text{CE}}$ input is the device selection control. When the device is in the Busy state, $\overline{\text{CE}}$ high is ignored,			
		and the device does not return to standby mode in program or erase operation.			
		READ ENABLE			
RE	RE	The RE input is the serial data-out control, and when active, drives the data onto the DQ bus. Data is			
KE	KE	valid after t_{DQSRE} of rising edge & falling edge of $\overline{\text{RE}}$, which also increments the internal column address			
		counter by each one.			
		WRITE ENABLE			
WE	WE	The WE input controls writes to the DQ port. Commands, addresses are latched on the rising edge of the			
		WE pulse.			
		WRITE PROTECT			
WP	WP	The WP pin provides inadvertent program/erase protection during power transitions.			
		The internal high voltage generator is reset when the WP pin is active low.			
		READY/BUSY OUTPUT			
R/\overline{B}	R/\overline{B}	The R/B output indicates the status of the device operation. When low, it indicates that a program, erase			
		or random read operation is in process and returns to high state upon completion. It is an open drain output			
		and does not float to high-z condition when the chip is deselected or when outputs are disabled.			
-	DQS	DATA STROBE			
		Output with read data, input with write data. Edge-aligned with read data, centered in write data.			
Vcc	Vcc	POWER			
		VCC is the power supply for device.			
VccQ	VccQ	DQ POWER The VesC is the power symply for input and/or output signals			
1/00	1/22	The VccQ is the power supply for input and/or output signals.			
Vss	Vss	GROUND			
VssQ	VssQ	DQ GROUND The VesC is the power supply ground			
		The VssQ is the power supply ground			
V	V	External V_{PP} The V_{PP} signal is an optional external high voltage power supply to the device. This high voltage power			
V_{PP} V_{PP}		supply may be used to enhance Erase and Program operations (e.g., improved power efficiency).			
	NO CONNECTION				
N.C	N.C	Lead is not internally connected.			
		NOT USE			
N.U	N.U	Nothing should be connected with it.			
		Trouting should be confined to with it.			

- 1) Connect all Vcc and Vss pins of each device to common power supply outputs.
- 2) Do not leave all Vcc, VccQ, Vss and VssQ disconnected.

Vss

2.2. PIN ASSIGNMENT (TOP VIEW)

Tx58TEGxTHL SDR/Toggle SDR/Toggle SDR SDR DDR1.0 DDR1.0 only only Vcc Vss Vcc 48 47 Vss NC NU or VssQ Vss NC 1 2 3 4 5 6 7 8 9 10 0 Vss NC NC NC 46 VssQ NČ VccQ DQ7 DQ6 DQ5 DQ4 NU or VccQ DQ7 45 44 43 42 41 40 39 38 37 36 35 34 32 29 28 27 26 25 NC NC RY/BY 1 RY/BY 0 RE CE 0 CE 1 NČ RY/BY 1 RY/BY 0 RE CE 0 CE 1 DQ6 DQ5 DQ4 VssQ NU or VssQ VccQ NU or VccQ VccQ V_{CC} V_{SS} NU VccQ 11 12 13 14 15 VccQ Vcc Vcc Vcc Vss NC NC CLE Vss NC NC CLE ALE WP V_{SS} DQS VccQ 16 17 18 VssQ NU or VssQ ALE WE WP DQ3 DQ2 DQ1 DQ0 NU or VccQ NU or VssQ NC DQ3 DQ2 19 20 21 22 23 24 DQ1 NC NC NU NC NC VPP DQ0 VccQ VssQ Vss Vss NC Vcc

Vss

NOTE:

1) The Pin assignment supports 2CE/2RB.

2.3. BLOCK DIAGRAM




Figure 1. Block Diagram (TC58TEG7THL)




Figure 2. Block Diagram (TH58TEG8THL)




Figure 3. Block Diagram (TH58TEG9THL)

2.4. Absolute Maximum DC Rating

Stresses greater than those listing in Table 4 may cause permanent damage to the device. This is a stress rating only. Operation beyond the operating conditions specified in Table 5 is not recommended. Extended exposure beyond these conditions may affect device reliability.

Table 4 Absolute Maximum Rating

Parameter	Symbol		Rating	Unit
	VCC		-0.6 to +4.6	
	VIN	VccQ(3.3V)	-0.6 to +4.6	
Voltage on any pin relative to VSS	VIIN	VccQ(1.8V)	-0.2 to +2.4	V
	VI/O	VccQ(3.3V)	-0.6 to +4.6	
	V1/O	VccQ(1.8V)	-0.2 to +2.4	
Storage Temperature	Tstg		-40~+85	$^{\circ}$
Soldering Temperature (10 s)	TSOLDER		260	

2.5. Operating Temperature Condition

Table 5 Operating Temperature Condition

Symbol	Parameter	Rating	Unit
TOPER	Operating Temperature Range for Commercial	0~70	$^{\circ}\!\mathbb{C}$

NOTE:

- 1) Operating Temperature (Toper) is the case surface temperature on the center/top side of the NAND.
- 2) Operating Temperature Range specifies the temperatures where all NAND specifications will be supported. During operation, the NAND case temperature must be maintained between the range specified in the table under all operating conditions.

2.6. Recommended Operating Conditions

Table 6 Recommended Operating Condition

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	VCC	2.7	3.3	3.6	V
Ground Voltage	VSS	0	0	0	V
Supply Voltage for 1.8V I/O signaling	VccQ	1.7	1.8	1.95	V
Supply Voltage for 3.3V I/O signaling	VccQ	2.7	3.3	3.6	V
Ground Voltage for I/O signaling	VssQ	0	0	0	V

VccQ and Vcc may be distinct and unique voltages. The device shall support one of the following VccQ/Vcc combinations,

Vcc = 3.3V, VccQ = 3.3V

Vcc = 3.3V, VccQ = 1.8V

All parameters, timing modes and other characteristics are related to the supported voltage combination.

2.7. AC Overshoot/Undershoot Requirements

The device may have AC overshoot or undershoot from VccQ and VssQ levels. Table 7 defines the maximum values that the AC overshoot or undershoot may attain. These values apply for both 3.3V and 1.8V VccQ levels.

Table 7 AC Overshoot/Undershoot Specification

Doromotor	Maximum Value	Unit	
Parameter	67~100Mhz		
Max. peak amplitude allowed for overshoot area	1	V	
Max. peak amplitude allowed for undershoot area	1	V	
Max. overshoot area above VccQ	1.8	V*ns	
Max. undershoot area above VssQ	1.8	V*ns	

NOTE:

1) This specification is intended for devices with no clamp protection and is guaranteed by design.




Figure 4. Overshoot/Undershoot Diagram

2.8. DC Operating Characteristics

Table 8 DC & Operating Characteristics for VccQ=3.3V

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Page Read Operation Current		I _{CC1}	-	-	ı	TBD	
Page Program Operation Current		I _{CC2}	-	-	i	TBD	
Erase Operation	n Current	I _{CC3}	-	-	-	TBD	
DQ Burst Read	Current for Vcc	I _{CC4R}	t _{RC} = t _{RC} (min.), Half data switching	-	ı	80	^
DQ Burst Write	Current for Vcc	I _{CC4W}	$t_{DSC} = t_{DSC}$ (min.) Half data switching	-	-	80	mA
DQ Burst Write	Current for Vccq	I _{CCQ4W}	$t_{DSC} = t_{DSC}$ (min.) Half data switching	-	-	10	
Bus Idle Curren	nt	I _{CC5}	-	-	1	10	
0: 11 0	TC58NVG7THLTA00		$\overline{\text{CE}} = \text{VccQ-0.2}, \ \overline{\text{WP}} = \text{0V/VccQ}$	-	i	TBD	
Stand-by Current	TH58NVG8THLTA20	I _{SB}		-	-	TBD	
(CMOS)	TH58NVG9THLTA20			-	-	TBD	μΑ
Input Leakage Current		I _{LI}	V _{IN} =0 to VccQ(max)	-	-	±10	
Output Leakage	e Current	I _{LO}	V _{OUT} =0 to VccQ(max)	-	i	NOTE 5)	
V _{PP} Current		I _{PP}	V _{PP} is enabled	-	-	5	mA
AC Input High \	/oltage	V _{IH} (AC)	-	0.8 xVccQ	ı	NOTE 6)	
DC Input High \	Voltage	V _{IH} (DC)	-	0.7 xVccQ	i	VccQ +0.3	
AC Input Low V	oltage	V _{IL} (AC)	-	NOTE 6)	-	0.2 xVccQ	
DC Input Low Voltage		V _{IL} (DC)	-	-0.3	ı	0.3 xVccQ	V
Output High Voltage Level		V _{OH}	I _{OH} =-400μA	2.4	i	-	
Output Low Voltage Level		V_{OL}	I _{OL} = 2.1mA	-	-	0.4	
External Vpp		Vpp	-	11.5	12	12.5	
Output Low Cur	$\overline{\operatorname{rrent}}(R/\overline{B})$	$I_{OL}(R/\overline{B})$	V _{OL} =0.4V	8	10	-	mA

- 1) Typical value is measured at Vcc=3.3V, VccQ=3.3V , Toper =25 $^{\circ}\!\!\mathrm{C}.$ Not 100% tested.
- 2) VoH and VoL should be available on these two conditions; Output Strength is nominal and VccQ=3.3V, Rpd/Rpu are all VccQx0.5. If the drive strength settings are supported, Table 11 shall be used to derive the output driver impedance values.
- 3) Icc1,2 are without data cache.
- 4) Icc1/2/3, ICC4R, ICC4W, ICCQ4W and ICC5 are the value of one active logical unit.
- 5) TC58TEG7THLTA00= $\pm\,10\mu\text{A},$ TH58TEG8THLTA20= $\pm\,20\mu\text{A},$ and TH58TEG9TDHLTA20= $\pm\,40\mu\text{A}.$
- 6) Refer to AC Overshoot and Undershoot requirements.

 $Table \ 9 \quad {\hbox{DC \& Operating Characteristics for VccQ=1.8V}}$

Pa	Parameter Symbol Te		Test Conditions	Min	Тур	Max	Unit
Page Read Opera	Read Operation Current I _{CC1} -		-	-	TBD		
Page Program Operation Current		I _{CC2}	-	-	ı	TBD	
Erase Operation 0	Current	I _{CC3}	-	-	ı	TBD	
DQ Burst Read Co	urrent for Vcc	I _{CC4R}	t_{RC} = t_{RC} (min.) Half data switching	-	1	80	^
DQ Burst Write Cu	urrent for Vcc	I _{CC4W}	$t_{DSC} = t_{DSC}$ (min.) Half data switching	-	-	80	mA
DQ Burst Write Co	urrent for Vccq	I _{CCQ4W}	$t_{DSC} = t_{DSC}$ (min.) Half data switching	-	-	10	
Bus Idle Current		I _{CC5}	-	-	-	10	
V _{PP} Current		I _{PP}	V_{PP} is enabled	-	-	5	mA
011	TC58NVG7TDKTA00			-	ı	TBD	
Stand-by Current (CMOS)	TH58NVG8TDKTA20	I_{SB}	$\overline{\text{CE}} = VccQ-0.2$, $\overline{\text{WP}} = 0V/VccQ$	-	-	TBD	
(CIVIOS)	TH58NVG9TDKTA20			-	ı	TBD	μΑ
Input Leakage Cu	rrent	ILI	V _{IN} =0 to VccQ(max)	-	ı	±10	
Output Leakage C	Current	I_{LO}	V _{OUT} =0 to VccQ(max)	-	-	NOTE 5)	
AC Input High Vol	tage	V _{IH} (AC)	•	0.8 xVccQ	ı	NOTE 6)	
DC Input High Vol	tage	V _{IH} (DC)	-	0.7 xVccQ		VccQ +0.3	
AC Input Low Voltage		V _{IL} (AC)	-	NOTE 6)	-	0.2 xVccQ	
DC Input Low Voltage		V _{IL} (DC)	-	-0.3	-	0.3 xVccQ	V
Output High Voltage Level		V _{OH}	I _{OH} =-100μA	VccQ-0.1	-	-	
Output Low Voltage Level		V_{OL}	I _{OL} = 100μ A	-	-	0.1	
External Vpp		Vpp	-	11.5	12	12.5	
Output Low Curre	nt(R/ $\overline{\overline{\mathbf{B}}}$)	$I_{OL}(R/\overline{B})$	V _{OL} =0.2V	3	4	-	mA

NOTE:

- 1) Typical value is measured at Vcc=3.3V, VccQ=1.8V, T_{OPER} =25°C. Not 100% tested.
- 2) VoH and VoL should be available on these two conditions; Output Strength is nominal and VccQ=1.8V, Rpd/Rpu are all VccQx0.5. If the drive strength settings are supported, Table 11 shall be used to derive the output driver impedance values.
- 3) Icc1,2 are without data cache.
- 4) Icc1/2/3, ICC4R, ICC4W, ICCQ4W and ICC5 are the value of one active logical unit.
- 5) TC58TEG7THLTA00= \pm 10 μ A, TH58TEG8THLTA20= \pm 20 μ A, and TH58TEG9THLTA20= \pm 40 μ A.
- 6) Refer to AC Overshoot and Undershoot requirements.

2.9. Input/Output Capacitance (T_{OPER} =25°C, f=1MHz)

Table 10 Input/ Output capacitance

0)(1)(1)(1)	Б.,	T . O . I''			Max		11. %
SYMBOL	Parameter Test Condition		Parameter Test Condition Min	TC58TEG7THL	TH58TEG8THL	TH58TEG9THL	Unit
C _{IN}	Input	V _{IN} =0V	-	10	20	40	F
C _{OUT}	Output	V _{OUT} =0V	-	10	20	40	pF

- 1) Capacitance is periodically sampled and not 100% tested.
- 2) The capacitance is measured at a package level

2.10. DQ Driver Strength

The device may be configured with multiple driver strengths with 'SET FEATURE' command. There are Underdrive, Nominal, Overdrive 1 options. The Toggle DDR supports all three driver strength settings. Devices that support driver strength settings shall comply with the output driver requirements in this section. A device is only required to meet driver strength values for either 3.3V VccQ or 1.8V VccQ, and is not required to meet driver strength values for both 3.3V VccQ and 1.8V VccQ.

Table 11 DQ Drive Strength Settings

Setting	Driver Strength	VccQ
Overdrive 1	1.4x = 25 Ohms	
Nominal	1.0x = 35 Ohms	3.3 V
Underdrive	0.7x = 50 Ohms	
Overdrive 1	1.4x = 25 Ohms	
Nominal	1.0x = 35 Ohms	1.8 V
Underdrive	0.7x = 50 Ohms	

The impedance values corresponding to several different VccQ values are defined in Table 13 for 3.3V and 1.8V VccQ. The test conditions that shall be used to verify the impedance values are specified in Table 12. The terms $T_{OPER}(Min)$ and $T_{OPER}(Max)$ are in reference to the minimum and maximum operating temperature defined for the device.

Table 12 Testing Conditions for Impedance Values

Condition	Temperature	VccQ (3.3V)	VccQ (1.8V)	Process
Minimum Impedance	TOPER (Min) degrees Celsius	3.6 V	1.95 V	Fast - fast
Nominal Impedance	25 degrees Celsius	3.3 V	1.8 V	Typical
Maximum Impedance	TOPER (Max) degrees Celsius	2.7 V	1.7 V	Slow-slow

Table 13 Output Drive Strength Impedance Values

Outrast Otaca ath	Otraca atta David/David V/O		Mini	Minimum		Nominal		Maximum	
Output Strength	Rpd/Rpu	VOUT to VssQ	VccQ(3.3V)	VccQ(1.8V)	VccQ(3.3V)	VccQ(1.8V)	VccQ(3.3V)	VccQ(1.8V)	Units
		VccQ x 0.2	8.0	10.5	15.0	19.0	30.0	44.0	ohms
	Rpd	VccQ x 0.5	15.0	13.0	25.0	25.0	45.0	47.0	ohms
Overdrive1		VccQ x 0.8	20.0	16.0	35.0	32.5	65.0	61.5	ohms
Overdrive		VccQ x 0.2	20.0	16.0	35.0	32.5	65.0	61.5	ohms
	Rpu	VccQ x 0.5	15.0	13.0	25.0	25.0	45.0	47.0	ohms
		VccQ x 0.8	8.0	10.5	15.0	19.0	30.0	44.0	ohms
		VccQ x 0.2	12.0	15.0	22.0	27.0	40.0	62.5	ohms
	Rpd	VccQ x 0.5	20.0	18.0	35.0	35.0	65.0	66.5	ohms
Manadarat		VccQ x 0.8	25.0	22.0	50.0	52.0	100.0	88.0	ohms
Nominal		VccQ x 0.2	25.0	22.0	50.0	52.0	100.0	88.0	ohms
	Rpu	VccQ x 0.5	20.0	18.0	35.0	35.0	65.0	66.5	ohms
		VccQ x 0.8	12.0	15.0	22.0	27.0	40.0	62.5	ohms
		VccQ x 0.2	18.0	21.5	32.0	39.0	55.0	90.0	ohms
	Rpd	VccQ x 0.5	29.0	26.0	50.0	50.0	100.0	95.0	ohms
		VccQ x 0.8	40.0	31.5	75.0	66.5	150.0	126.5	ohms
Underdrive		VccQ x 0.2	40.0	31.5	75.0	66.5	150.0	126.5	ohms
	Rpu	VccQ x 0.5	29.0	26.0	50.0	50.0	100.0	95.0	ohms
		VccQ x 0.8	18.0	21.5	32.0	39.0	55.0	90.0	ohms

Table 14 Pull-up and Pull-down Output Impedance Mismatch

Drive Strength	Minimum	Maximum	Unit
Overdrive 1	0.0	8.8	ohms
Nominal	0.0	12.3	ohms
Underdrive	0.0	17.5	ohms

NOTE:

- 1) Mismatch is the absolute value between pull-up and pull-down impedances. Both are measured at the same temperature and voltage.
- 2) Test conditions: VccQ = VccQ(min), $Vout = VccQ \times 0.5$

2.11. Input/Output Slew rate

The input slew rate requirements that the device shall comply with are defined in Table 15, Table 16 and Table 17. The output slew rate requirements that the device shall comply with are defined in Table 18. The testing conditions that shall be used to verify the input slew rate and output slew rate are listed in Table 17 and Table 19 respectively.

Table 15 Derating factor

10010 10 20:00:0					
lament alane mata	Up to 1	l lmit			
Input slew rate	3.3Vccq	1.8Vccq	Unit		
1.0V/ns	0	0			
0.8V/ns	332	180	ps		
0.6V/ns	884	482			

NOTE:

1) Derating factor listed in this table shall be applied to data setup time (tDS) and data hold time (tDH) as additional value if the slew rate is less than the minimum value defined in Table 16.

Table 16 Input Slew Rate

\/	Minimum slew rate
Vccq	Up to 100MHz
3.3V	1.0V/ns
1.8V	1.0V/ns

 $Table\ 17\quad \hbox{Testing Conditions for Input Slew Rate}$

Parameter	Value		
Positive Input Transition	VIL (DC) to VIH (AC)		
Negative Input Transition	VIH (DC) to VIL (AC)		

Table 18 Output Slew Rate Requirements

Table 10 Sulpat Cleri Hate Hoganismone					
December	VccQ	VccQ=3.3V		VccQ=1.8V	
Parameter	Minimum	Maximum	Minimum	Maximum	Unit
Overdrive 1	1.5	9.0	0.85	5.0	V/ns
Nominal	1.2	7.0	0.75	4.0	V/ns
Underdrive	1.0	5.5	0.60	4.0	V/ns

- 1) Measured with a test load of 5pF connected to VssQ.
- 2) The ratio of pull-up slew rate to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

 $Table\ 19\quad \hbox{Testing Conditions for Output Slew Rate}$

Parameter	Value
V _{OL} (DC)	0.3 * VccQ
V _{OH} (DC)	0.7 * VccQ
V _{OL} (AC)	0.2 * VccQ
V _{OH} (AC)	0.8 * VccQ
Positive Output Transition	V _{OL} (DC) to V _{OH} (AC)
Negative Output Transition	V _{OH} (DC) to V _{OL} (AC)
t _{RISE} ⁽¹⁾	Time during Rising Edge from V _{OL} (DC) to V _{OH} (AC)
t _{FALL} ⁽¹⁾	Time during Falling Edge from V _{OH} (DC) to V _{OL} (AC)
Output Slew Rate Rising Edge	(V _{OH} (AC) - V _{OL} (DC)) / t _{RISE}
Output Slew Rate Falling Edge	$(V_{OH} (DC) - V_{OL} (AC)) / t_{FALL}$
Output Load	50 Ohms to Vtt (Vtt=0.5*VCCQ)

- 1) Refer to Figure 5.
- 2) Output slew rate is verified by design and characterization. It may not be subject to production test.
- 3) The minimum slew rate is the minimum of the rising edge and the falling edge slew rate. The maximum slew rate is the maximum of the rising edge and the falling edge slew rate.




Figure 5. trise and trall Definition for Output Slew Rate

2.12. R/\overline{B} and SR[6] Relationship


 R/\overline{B} represents the status of the selected target. R/\overline{B} goes busy when only a single LUN is busy while rest of LUNs on the same target are idle.

2.13. Write Protect

When \overline{WP} is active low, Flash array is blocked from any program and erase operations. This signal shall only be transitioned when a target is idle. The host shall be allowed to issue a new command after tww once \overline{WP} is active low.

Figure 6 describes the tww timing requirement, shown with the start of a Program command. And Figure 7 shows with the start of a Erase command. Note that following requirements shall be applied to the other Programming and Erase sequences, e.g. Program Operation with Random Data Input, Multi Page Program Operation, Multi Block Erase Operation and etc.

1. Enable Programming



2. Disable Programming





Figure 6. Write Protect timing requirements of the Program operation

1. Enable Erasing



2. Disable Erasing




Figure 7. Write Protect timing requirements of the Erase operation

MEMORY ORGANIZATION 3.

A device contains one or more targets. A target is controlled by one $\overline{\text{CE}}$ signal. A target is organized into one or more logical units (LUNs).

A logical unit (LUN) is the minimum unit that can independently execute commands and report status. Specifically, separate LUNs may operate on arbitrary command sequences in parallel. For example, it is permissible to start a Page Program operation on LUN 0 and then prior to the operation's completion to start a Read command on LUN 1. A LUN contains at least one page register and a Flash array. The number of page registers is dependent on the number of plane operations supported for the LUN. The Flash array contains a number of blocks.

A block is the smallest erasable unit of data within the Flash array of a LUN. There is no restriction on the number of blocks within the LUN. A block contains a number of pages. A page is the smallest addressable unit for read and program operations.

Each LUN shall have at least one page register. A page register is used for the temporary storage of data before it is moved to a page within the Flash array or after it is moved from a page within the Flash array.

The byte location within the page register is referred to as the column.

There are several mechanisms to achieve parallelism within this architecture. There may be multiple commands outstanding to different LUNs at the same time. To get further parallelism within a LUN, plane addressing may be used to execute additional dependent operations in parallel. Additionally, parallel page operations within a plane may be used if its functionality is supported by the device. Each of above operations shall be executed in accordance with the requirements dependent on the memory organization of the device. Word Line (WL) is the minimum unit to perform program operation.




Figure 8. Target Organization

3.1. Addressing

There are two address types used: the column address and the row address. The column address is used to access bytes within a page, i.e. the column address is the byte offset into the page. The least significant bit of the column address shall always be zero—for a DDR—interface, i.e. an even number of bytes is always transferred. The row address is used to address pages, blocks, and LUNs. When both the column and row addresses are required to be issued, the column address is always issued first in one or more 8-bit address cycles. The row addresses follow in one or more 8-bit address cycles. There are some functions that may require only row addresses, such as Block Erase. In this case the column addresses are not issued. For both column and row addresses the first address cycle always contains the least significant address bits and the last address cycle always contains the most significant address bits. If there are bits in the most significant cycles of the column and row addresses that are not used then they are required to be cleared to zero. The row address structure is shown in Figure 9 with the least significant row address bit to the right and the most significant row address bit to the left.



Figure 9. Row Address Layout

The page address is set by the least significant row address bits, and the LUN address is set by the most significant row address bit(s). The block address is between a page address and a LUN address. A host shall not access an address of a page or block beyond maximum page address or block address. The addressing of this device is shown in Table 20

Table 20 The addressing of this device.

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
First cycle		0.1.0	0.1 -	0.1.1	0.1.0	24.2	24.4	0.1.0
(Column address 1)	C1-7	C1-6	C1-5	C1-4	C1-3	C1-2	C1-1	C1-0
Second cycle		00.0	00.5	C2-4	00.0	00.0	00.4	00.0
(Column address 2)	L	C2-6	C2-5	C2-4	C2-3	C2-2	C2-1	C2-0
Third cycle	L	D4.6	R1-5	R1-4	R1-3	R1-2	R1-1	R1-0
(Row address 1)	L	R1-6	K1-5	K1-4	K1-3	K1-2	KI-I	KI-U
Fourth cycle	R2-7	D0.0	D0 F	D0 4	0	DO O	D0.4	R2-0
(Row address 2)	K2-7	R2-6	R2-5	R2-4	R2-3	R2-2	R2-1	
Fifth cycle				D2 4	Do o	D2 0	D2.4	D2.0
(Row address 3)	L	L	L	R3-4	R3-3	R3-2	R3-1	R3-0

R1-0 to R1-6: Page address

R2-0 : Plane address

R2-1 to R3-3: Block address

R3-4: LUN address (Note)

NOTE:

- 1) The least significant bit of Block address is also regarded as Plane Address bit. Refer to 3.1.1.
- 2) If the target of the device has only one LUN, no LUN Address bit is assigned.
- 3) LUN address in the above table is only for the device having multiple LUNs per a target. The LUN address is L for the device having single LUN per a target.

3.1.1. Plane Addressing

LUN Address

The plane address comprises the lowest order bits of the block address as shown in

Figure 10. The plane address is used when performing a multi-plane operation on a particular LUN. Regarding the restriction of address setting sequences for multi-plane operation, refer to section 0.

MSB

LSB

Block Address

Plane Address bit(s)

Page Address

Figure 10. Position of Plane Address

3.1.2. Extended Blocks Arrangement

The device has 68 extended blocks per plane (Extended Blocks) to increase valid blocks. Extended Blocks can be accessed by the following addressing.

Table 21 Extended Blocks Arrangement for LUN #0.

Row Address	Block Assignment	
000000h	Block 0(Plane 0)	
000080h	Block Gap	
000100h	Block 1(Plane 1)	
000180h	Block Gap	
000200h	Block 2(Plane 0)	
000280h	Block Gap	
000300h	Block 3(Plane 1)	11111/10
000380h	Block Gap	LUN #0 Internal Chip (A/C
000400h	Block 4(Plane 0)	Main Blocks
000480h	Block Gap	(2756 blocks)
000500h	Block 5(Plane 1)	
I		
0AC200h	Block 2754(Plane 0)	
0AC280h	Block Gap	
0AC300h	Block 2755(Plane 1)	
0AC380h	Block Gap	
0AC400h	Block 2756(Plane 0)	
0AC480h	Block Gap	
0AC500h	Block 2757(Plane 1)	
0AC580h	Block Gap	LUN #0
1		Internal Chip (A/C Extended Blocks
0BA400h	Block 2890(Plane 0)	(68x2 blcoks)
0BA480h	Block Gap	
0BA500h	Block 2891(Plane 1)	
0BA580h	Block Gap	
0BA600h – 0FFFFFh	Address Gap	

Table 22 Extended Blocks Arrangement for LUN #1.

Row Address	Block Assignment				
100000h	Block 5512(Plane 0)				
100080h	Block Gap				
100100h	Block 5513(Plane 1)				
100180h	Block Gap				
100200h	Block 5514(Plane 0)				
100280h	Block Gap				
100300h	Block 5515(Plane 1)	11181.44			
100380h	Block Gap	LUN #1 Internal Chip (B/D)			
100400h	Block 5516(Plane 0)	Main Blocks			
100480h	Block Gap	(2756 blocks)			
100500h	Block 5517(Plane 1)				
 1AC200h	I				
	Block 8266(Plane 0)				
1AC280h	Block Gap				
1AC300h	Block 8267(Plane 1)				
1AC380h	Block Gap				
1AC400h	Block 8268(Plane 0)				
1AC480h	Block Gap				
1AC500h	Block 8268 (Plane 1)				
1AC580h	Block Gap	LUN #1			
1	1	Internal Chip (B/D) Extended Blocks			
1BA400h	Block 8402 (Plane 0)	(68x2 blcoks)			
1BA480h	Block Gap				
1BA500h	Block 8403 (Plane 1)				
1BA580h	Block Gap				
1BA600h – FFFFFFh	Address Gap				

NOTE:

1) Table 22 is only for the device having multiple LUNs per a target and shall be ignored for the device having single LUN per a target.

3.2. Factory Defect Mapping

The Flash array is not presumed to be pristine, and a number of defects that makes the blocks unusable may be present. Invalid blocks shall be sorted out from normal blocks by software.

3.2.1. Device Requirements

If a block is defective, the manufacturer shall mark the block as defective by setting the Defective Block Marking, as shown in Figure 11, of the first or last page of the defective block to a value of non-FFh. The Defective Block Marking is located on the first byte of user data area or the first byte of spare data area in the pages within a block.




Figure 11. Area marked in first or last page of block indicating defect

3.2.2. Host Requirements

Figure 12 outlines the flow chart how to create an initial invalid block table.

At first, all blocks shall be erased. Then the initial bad block table shall be created prior to performing any further erase or any programming operations on the target. All pages in non-defective blocks are erased as the majority of bits being read as FFh. A defective block is indicated by the majority of bits being read as 00h in the Defective Block Marking location of either the first page or last page of the block. The host shall check the Defective Block Marking location of both the first and last past page of each block to verify the block is valid prior to any erase or program operations on that block. When Host encounters the data neither FFh nor 00h, Host should select either FFh or 00h which has closer Hamming distance to the data.

After the initial bad block table is created all the valid blocks shall be programed to be compliant with the notes described in 6. ApplicationNotes and Comments (15) Block Programming Guideline.

For avoidance the douts, it is prohibited to be operated erase operation for the grown bad blocks. See 6. ApplicationNotes and Comments (10) Failure phenomena for Program and Erase operations.

NOTE:

Over the lifetime use of a NAND device, the Defective Block Marking of defective blocks may encounter read disturbs that cause bit changes. The initial defect marks by the manufacturer may change value over the lifetime of the device, and are expected to be read by the host and used to create a bad block table during initial use of the part.




Figure 12. Flow chart to create initial invalid block table

NOTE:

1) The location for the initial invalid block may vary depending on vendors

4. FUNCTION DESCRIPTION

4.1. Discovery and Initialization

4.1.1. Power-on/off sequence

Power-on/off sequences are necessary to follow the timing sequence shown in the figure below. The device internal initialization starts with FFh command after the power supply reaches an appropriate level and wait 100us. During the initialization, the device R/\overline{B} signal indicates the Busy state and the device consumes power-on initialize current which is defined on DC characteristics table. The acceptable command is 70h during this period. The \overline{WP} signal is useful for protecting against data corruption at power-on/off.

During Power-off sequence, when Vcc level is less than 2.15V, Vcc must set below 0.5V and stay 1ms at least.




Figure 13. Initialization Timing

- 1) During the initialization, the device consumes a maximum current of Icc1.
- 2) The R/ \overline{B} signal becomes valid after 100us since both VCC and VCCQ reach 2.7V (1.7V for 1.8V VCCQ).

4.1.2. Single Channel Discovery

Host shall set to 'Low' the $\overline{\text{CE}}$ which is to enable the target if connected, while all other $\overline{\text{CE}}$ are set to 'High'. Host shall then issue the Reset command (FFh) to the target. Following the reset, the host should then issue the Read ID command to the target. If the Host read out 6 cycles data by the Read ID command with address 00h, then the corresponding target is connected. If the ID values are not returned or any error is encountered within the sequence, then the corresponding target may not be connected properly and no further use of the target shall be done.

4.1.3. Dual Channel Discovery

If there are dual channel in a package, host should issues the Reset command (FFh) to both channels to initialize all LUNs. Note that the relationships are described between several \overline{CE} and dual channels. See the Figure 4 for further information.

The sequence of initialization is the same as the sequence for single channel discovery. Host shall set to 'Low' the $\overline{\text{CE}}$ which is to enable the target if connected, while all other $\overline{\text{CE}}$ are set to 'High'. Host shall then issue the Reset command (FFh) to the target. Following the reset, the host should then issue a Read ID command to the target. If the Host read out 6 cycles data by the Read ID command with address 00h, then the corresponding target is connected. If the ID values are not returned or any error is encountered within the sequence, then the corresponding target may not be connected properly and no further use of the target shall be done.

4.1.4. VPP Initialization

To enable VPP, following conditions shall be satisfied:

- V_{CC} must be successfully ramped prior to the start of ramping V_{PP} .
- VPP shall be ramped to meet its valid range prior to issuing the SET FEATURES (EFh) command to enable the
 VPP functionality. The valid range is specified in Table 10 and Table 11.
- The SET FEATURES (EFh) command shall be issued after the device is successfully powered-on.
- Once VPP is enabled, VPP shall be maintained to keep the valid range.

Regarding power-down when VPP is enabled, following conditions shall be satisfied:

- VPP must go down to 0V before VCC ramping down.
- The device shall not be turned to power-down during busy period.

4.2. Mode Selection

Table 23 describes the bus state for the Toggle DDR. Command, address and data are all written through DQ's by bringing \overline{WE} to low while \overline{CE} is low. Those are latched on the rising edge of \overline{WE} . Command Latch Enable (CLE) and Address Latch Enable (ALE) are used to multiplex command and address respectively, via the DQ pins. Host reads or writes data to the device using DQS signal. And data are latched on both falling and rising edges of DQS on data input.

Table 23 Mode Selection

CLE	ALE	CE	WE	RE	DQS	WP	Mode		
Н	L	L	F	Н	X ⁽¹⁾	Х	Read Mode	Command Input	
L	Н	L		Н	Χ	Χ		Address Input(5 cycles)	
Н	L	L	لم ا	Н	Χ	Н	Write Mode	Command Input	
L	Н	L		Н	Χ	Н		Address Input(5 cycles)	
L	L	Ш	Η	Н		Н	Data Input		
L	L	L	Η	<u></u>		Χ	Data Output		
Χ	Χ	Χ	Χ	Н	Χ	Χ	During Read(Busy)		
Χ	Χ	Χ	Χ	Χ	Χ	Н	During Program(Busy)		
Χ	Χ	Χ	Χ	Χ	Χ	Н	During Erase(Busy)		
Χ	Χ	Χ	Χ	Χ	Χ	L	Write Protect		
X	Χ	Η	Χ	Χ	Χ	H/L ⁽²⁾	Stand-by		
L	Ĺ	L	Н	Н	H/L	Н	Bus Idle		

NOTE:

- 1) X can be VIL or VIH.
- 2) WP should be biased to CMOS high or CMOS low for standby.
- 3) $\overline{\text{WP}}$ shall be kept high if the sequence including 60h command is performed as specified in the relevant sections.

Table 24 describes the bus state for the SDR interface. Command, address and data are all written through DQ's by bringing \overline{WE} to low while \overline{CE} is low. Those are latched on the rising edge of \overline{WE} . Command Latch Enable (CLE) and Address Latch Enable (ALE) are used to multiplex command and address respectively, via the DQ pins. Host reads the data to the device using \overline{RE} signal and writes the data to the device using \overline{WE} signal.

Table 24 SDR Interface Mode Selection

	CLE	ALE	CE	WE	RE	WP *1
Command Input	Н	L	L	7厂	Н	*
Data Input	L	L	L	7禾	Н	Н
Address input	L	Н	L	F	Н	*
Serial Data Output	L	L	L	Н	7	*
During Program (Busy)	*	*	*	*	*	Н
During Erase (Busy)	*	*	*	*	*	Н
During Daniel (Durin)	*	*	Н	*	*	*
During Read (Busy)	*	*	L	H (*1)	H (*1)	*
Program, Erase Inhibit	*	*	*	*	*	L
Stand-by	*	*	Н	*	*	H/L
Bus Idle	L	L	L	Н	Н	Н

H: VIH, L: VIL, *: VIH or VIL

^{*1:} If \overline{CE} is low during read busy, \overline{WE} and \overline{RE} must be held High to avoid unintended command/address input to the device or read to device. Reset or Status Read command can be input during Read Busy.

4.3. General Timing

4.3.1. Toggle DDR1.0 General Timing

4.3.1.1. Command Latch Cycle




Figure 14. Command Latch Cycle Timing

NOTE:

1) Command Information is latched by \overline{WE} going 'High', when \overline{CE} is 'Low', CLE is 'High', and ALE is 'Low'.

4.3.1.2. Address Latch Cycle




Figure 15. Address Latch Cycle Timing

NOTE:

1) Address Information is latched by $\overline{\text{WE}}$ going 'High', when $\overline{\text{CE}}$ is 'Low', CLE is 'Low', and ALE is 'High'.

4.3.1.3. Basic Data Input Timing





Figure 16. Basic Data Input Timing

- 1) DQS and Data input buffers are turned-on when $\overline{\text{CE}}$ and DQS goes 'Low' and Data inputs begin with DQS toggling simultaneously.
- 2) ALE and CLE should not toggle during twpre period regardless of tcals.
- 3) DQS and Data input buffers are turned-off if either CLE or $\overline{\text{CE}}$ goes 'High'.
- 4) The least significant bit of the column address shall always be zero.
- 5) DQS shall be set to High before 80h command data-input condition is set.
- 6) DQS shall be set to High or Low before these commands(85h,10h,or 15h) are input.

4.3.1.4. Basic Data Output Timing



: Undefined(Driven by NAND)

Figure 17. Basic Data Output Timing

- 1) DQS and DQ drivers are turned-on when \overline{CE} and \overline{RE} goes Low for data out operation.
- 2) ALE and CLE should not toggle during trpre period regardless of tCALS.
- 3) DQS and DQ drivers turn from valid to high-z if either CLE or $\overline{\text{CE}}$ goes high.
- 4) The least significant bit of the column address shall always be zero.

4.3.1.5. Read ID Operation





Figure 18. Read ID Operation Timing

- 1) Even though toggle-mode NAND uses both low- and high-going edges of DQS for reads, READ ID operation repeats each data byte twice, so that READ ID timing becomes identical to that conventional NAND
- 2) DQS and DQ drivers turn from valid to high-z when \overline{CE} or CLE goes high.
- 3) Address 00h is for Toshiba conventional NAND and 40h is for new JEDEC ID information.

4.3.1.6. Status Read Cycle



: Don't care

: Undefined(Driven by NAND)

Figure 19. Status Read Cycle Timing

NOTE:

- 1) It is required that "Status read" outputs are read by using low- or high-going edges of DQS, although the output would repeat same value if the device internal status doesn't change.
- 2) DQS and Data out buffers turn from valid value to high-z when CE or CLE goes high.
- 3) RE can toggle more than once.
- 4) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure. tWHR is defined by WE High to RE Low after row address setting.

Status read cycle before toggle mode setting at power up sequence is below.




Figure 20. Status Read Cycle Timing before toggle mode setting at power up sequence

4.3.1.7. Set Feature




Figure 21. Set Feature Timing

NOTE:

After Set Feature command is issued, $\overline{\text{CE}}$ shall be kept Low until the device becomes busy state.

4.3.1.8. Get Feature




Figure 22. Get Feature Timing

4.3.1.9. Page Read Operation




Figure 23. Page Read Operation Timing

NOTE:

4.3.1.10. Read Hold Operation with \overline{CE} High is below




Figure 24. Read Hold Operation with $\overline{\text{CE}}$ high

4.3.1.11. Page Program Operation




Figure 25. Page Program Operation Timing

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously. Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure.
- 3) In the case of 1st Program, 09h command is needed before the 01/02/03h command.
- 4) In the case of 2^{nd} Program, 0Dh command is needed before the 01/02/03h command.
- 5) In the case of Lower and Middle Page Program operation, 1Ah command is needed after Data In. In the case of Upper Page Program operation, 10h command is needed after Data In. Busy time is refer to Table 28.
- 6) 16KB program is required.
- 7) DQS shall be set to High before data-input.

4.3.1.12. Page Program Operation with Random Data Input CE CLE tADL ALE WE tCALS RE tcpass twpre twpsth WPST. DQS Column Address Row Address R/\overline{B} 1 CE CLE **t**ADL ALE WE **t**CALS RE **twpre** twpst twpst tcdqss Hi-7 DQS DQx DQ0 70h/78h/F1h/F2h Column Address Row Address R/\bar{B} t_{DCBSYW3} - : RE Don't care DQ0=0 Successful Program 1 - :DQS DQ0=1 Error in Program

Figure 26. Page Program Operation with Random Data Input Timing

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously.
 Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure.
- 3) In the case of $1^{\rm st}$ Program, 09h command is needed before the 01/02/03h command.
- 4) In the case of 2nd Program, 0Dh command is needed before the 01/02/03h command.
- 5) 16KB program(Lump program of Left and Right Plane) is required.
- 6) DQS shall be set to High before data-input
- 7) xxh shall be either 1Ah or 10h.

4.3.2. SDR General Timing

4.3.2.1. Command Latch Cycle




Figure 27. Command Latch Cycle Timing

4.3.2.2. Address Latch Cycle




Figure 28. Address Latch Cycle Timing

4.3.2.3. Basic Data Input Timing




Figure 29. Basic Data Input Timing

4.3.2.4. Basic Data Output Timing




Figure 30. Basic Data Output Timing

4.3.2.5. Read ID Operation




Figure 31. Read ID Operation Timing

4.3.2.6. Status Read Cycle





Figure 32. Status Read Cycle Timing

4.3.2.7. Set Feature



: Do not input data while data is being output.

Figure 33. Set Feature Timing

NOTE:

After Set Feature command is issued, $\overline{\text{CE}}$ shall be kept Low until the device becomes busy state.

4.3.2.8. Get Feature




Figure 34. Get Feature Timing

4.3.2.9. Page Read Operation




Figure 35. Page Read Operation Timing

- $1) \quad 01/02/03h \ command \ is \ needed \ for \ definition \ of \ Lower/Middle/Upper \ page \ before \ 00h \ command.$
- 2) Before performing the operation, make sure the condition described as Readable Page before completing Programming in 5.2.1 is met.

4.3.2.10. Page Program Operation





Figure 36. Page Program Operation Timing

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously.
 Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure.
- 3) In the case of 1st Program, 09h command is needed before the 01/02/03h command.
- 4) In the case of 2nd Program, 0Dh command is needed before the 01/02/03h command.
- 5) xxh shall be either 1Ah or 10h.



- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously. Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure.
- 3) In the case of $1^{\rm st}$ Program, 09h command is needed before the 01/02/03h command.
- 4) In the case of 2nd Program, 0Dh command is needed before the 01/02/03h command.
- 5) xxh shall be either 1Ah or 10h.

4.4. AC Timing Characteristics

4.4.1. Timing Parameters Description

 $Table\ 25\quad {\it Toggle\ DDR\ Timing\ Parameters\ Description}$

	Timing Parameters Description
Parameter .	Description Description
t _R	Data Transfer from Flash array to Register
t _{PROG}	Program Time
t _{BERASE}	Erase Time
t _{ADL}	Address to Data Loading Time
t _{AR}	ALE Low to RE Low
t _{CALH}	CLE/ALE Hold Time
t _{CALS}	CLE/ALE Setup Time
t _{CALS2}	CLE/ALE Setup Time when ODT is enabled
t _{CAH}	Command/Address Hold Time
t _{CAS}	Command/Address Setup Time
t _{CH}	CE Hold Time
t _{CDQSH}	DQS Hold Time for data input mode finish
t _{CDQSS}	DQS Setup Time for data input mode start
t _{CHZ}	CE High to Output Hi-Z
t _{CLHZ}	CLE High to Output Hi-Z
t _{CLR}	CLE to RE Low
t _{COH}	Data Hold Time after CE disable
t _{CR}	CE Low to RE Low
t _{CRES}	RE Setup Time before CE Low
t _{CS}	CE Setup Time
t _{CS2}	CE Setup Time when ODT is enabled
t _{CWAW}	Command Write Cycle to Address Write Cycle Time for Random Data Input
t _{DH}	Data Hold Time
	DQS Input High Pulse Width
t _{DQSH}	DQS Input Low Pulse Width
t _{DQSL}	Output skew among data output and corresponding DQS
t	RE to DQS and DQ delay
t _{DQSRE}	Data Strobe Cycle Time
t _{DSC}	Data Setup Time
t _{DS}	Output data valid window
t _{DVW}	
t _{FEAT}	Busy time for Set Feature and Get Feature
t _{QH}	Output hold time from DQS
t _{QHS}	DQS hold skew factor
t _{RC}	Read Cycle Time
t _{REH}	RE High pulse width
t _{RP}	RE Low pulse width
t _{RPP}	RE Low pulse width for Read Status at Power-up sequence
t _{RPRE}	Read Preamble
t _{RPRE2}	Read Preamble when ODT is enabled
t _{RPST}	Read Postamble
t _{RPSTH}	Read Postamble Hold Time
t _{RR}	Ready to RE Low
t _{RST}	Device Resetting Time(Read/Program/Erase)
t _{WB}	WE High to Busy
t _{WC}	Write Cycle Time
t _{WH}	WE High pulse width
t _{WHR}	WE High to RE Low
t _{WHR2}	WE High to RE Low for Random data output
t _{WP}	WE Low pulse Width
t _{WPRE}	Write Preamble
	*

t _{WPRE2}	Write Preamble when ODT is enabled
t _{WPST}	Write Postamble
t _{WPSTH}	Write Postamble Hold Time
t _{ww}	WP High/Low to WE E low
t _{DCBSYW1}	Data Cache Busy Time in Write Cache (following 11h)
t _{DCBSYW2}	Data Cache Busy Time in Write Cache (following 15h)
t _{DCBSYW3}	Data Cache Busy Time in Write Cache (following 1Ah)
t _{DCBSYR}	Cache Busy in Read Cache

SDR

SDR	
Parameter	Description
t _{CLS}	CLE Setup Time
t _{CLH}	CLE Hold Time
t _{CS}	CE Setup Time
t _{CH}	CE Hold Time
t _{WP}	WE Low pulse Width
t _{ALS}	ALE Setup Time
t _{ALH}	ALE Hold Time
t _{DS}	Data Setup Time
t _{DH}	Data Hold Time
t _{wc}	Write Cycle Time
t _{WH}	WE High pulse width
t _{ADL*}	Address to Data Loading Time
t _{ww}	WP High to WE Low
t _{RR}	Ready to RE Falling Edge
t _{RW}	Ready to WE Falling Edge
t _{RP}	RE Low pulse width
t _{RC}	Read Cycle Time
t _{REA}	RE Access Time
t _{CR}	CE Low to RE Low
t _{CLR}	CLE Low to RE Low
t _{AR}	ALE Low to RE Low
t _{RHOH}	Data Output Hold Time from RE High
t _{RLOH}	Data Output Hold Time from RE Low
t _{RHZ}	RE High to Output High Impedance
t _{CHZ}	CE High to Output Hi-Z
t _{CLHZ}	CLE High to Output Hi-Z
t _{REH}	RE High pulse width
t _{IR}	Output-High-impedance-to-RE Falling Edge
t _{WHC}	WE High to CE Low
t _{WHR}	WE High to RE Low
t _{WHR2}	WE High to RE Low for Random Data Output
t _{WB}	WE High to Busy
t _{RST}	Device Resetting Time(Read/Program/Erase)
t _{CEA}	CE Access Time
t _{FEAT}	Busy time for Set Feature and Get Feature
t _{WHW}	WE High Hold Time from final address to first data
L	



4.4.2. Timing Parameters Table

 $Table\ 26\quad AC\ Timing\ Characteristics$

Toggle DDR1.0				
Parameter	Symbol	100MHz		Unit
	J	Min	Max	
Address to Data Loading Time	t _{ADL}	300	-	ns
ALE Low to RE Low	t _{AR}	10	-	ns
CLE/ALE Hold Time	t _{CALH}	5	-	ns
CLE/ALE Setup Time	t _{CALS}	15	-	ns
CLE/ALE Setup Time when ODT is enabled	t _{CALS2}	25		ns
Command/Address Hold Time	t _{CAH}	5	-	ns
Command/Address Setup Time	t _{CAS}	5	-	ns
DQS Hold Time for data input mode finish	t _{CDQSH}	100	-	ns
DQS Setup Time for data input mode start	t _{CDQSS}	100	-	ns
CE Hold Time	t _{CH}	5	-	ns
CE High to Output Hi-Z	t _{CHZ}	-	30	ns
CLE High to Output Hi-Z	t _{CLHZ}	-	30	ns
CLE to RE Low	t _{CLR}	10	-	ns
Data Hold Time after CE disable	t _{COH}	5	_	ns
CE Low to RE Low	t _{CR}	10	_	ns
RE Setup Time before CE Low	t _{CRES}	10	_	ns
CE Setup Time	t _{CS}	20	-	ns
CE Setup Time when ODT is enabled	t _{CS2}	30		ns
Command Write cycle to Address Write	CS2	30		113
cycle Time for Random data input	t_{CWAW}	300	-	ns
Data Hold Time	+	0.9	_	nc
	t _{DH}		-	ns
DQS Input High Pulse Width	t _{DQSH}	0.4*t _{DSC}	-	ns
DQS Input Low Pulse Width	t _{DQSL}	0.4*t _{DSC}	-	ns
Output skew among data output	t _{DQSQ}	-	0.8 *	ns
and corresponding DQS	4		05	
RE to DQS and DQ delay	t _{DQSRE}	- 10	25	ns
Data Strobe Cycle Time	t _{DSC}	10	-	ns
Data Setup Time	t _{DS}	0.9		ns
Output data valid window	t _{DVW}	$t_{DVW} = t_{Q}$		ns
Busy time for Set Feature and Get Feature	t _{FEAT}	-	1	μS
Output hold time from DQS	t _{QH}	$t_{QH} = min[t_{RE}]$		ns
DQS hold skew factor	t _{QHS}	-	0.8	ns
Read Cycle Time	t _{RC}	10	-	ns
RE High pulse width	t _{REH}	0.4*t _{RC}	-	ns
RE Low pulse width	t _{RP}	0.4*t _{RC}	-	ns
RE Low pulse width for Read Status at	t _{RPP}	30	-	ns
Power-up sequence				
Read Preamble	t _{RPRE}	15	-	ns
Read Preamble when ODT is enabled	t _{RPRE2}	25		ns
		t_{DQSRE}		
Read Postamble	t _{RPST}	+	-	ns
		0.5xt _{RC}		
Read Postamble Hold Time	t _{RPSTH}	25	-	ns
Ready to RE Low	t _{RR}	5	-	ns
Device Resetting Time	t _{RST}	-	10 /30 /100	μS
(Read/Program/Erase)	-1.01			r
WE High to Busy	t_{WB}	-	100	ns
·				
Write Cycle Time	t _{WC}	25	-	ns
·	t _{WC}	25 11	-	ns ns

WE High to RE Low for Random data output	t _{WHR2}	300	-	ns
WE Low pulse Width	t _{WP}	11	-	ns
Write Preamble	t _{WPRE}	15	-	ns
Write Preamble when ODT is enabled	t _{WPRE2}	25		ns
Write Postamble	t _{WPST}	6.5	-	ns
Write Postamble Hold Time	t _{WPSTH}	25	-	ns
WP High/Low to WE low	t _{WW}	100	-	ns

SDR (V_{CCQ} = 3.3 V)

SDR (V _{CCQ} = 3.3 V)				
Parameter	Symbol	Min	Max	Unit
CLE Setup Time	t _{CLS}	10	_	ns
CLE Hold Time	t _{CLH}	5	_	ns
CE Setup Time	t _{CS}	15	_	ns
CE Hold Time	t _{CH}	5	_	ns
Write Pulse Width	t _{WP}	10	_	ns
ALE Setup Time	t _{ALS}	10	_	ns
ALE Hold Time	t _{ALH}	5	_	ns
Data Setup Time	t _{DS}	5	_	ns
Data Hold Time	t_{DH}	5	_	ns
Write Cycle Time	t _{wc}	20		ns
WE High Hold Time	t _{WH}	7	_	ns
Address to Data Loading Time	t _{ADL*}	300		ns
WP High to WE Low	t _{ww}	100	_	ns
Ready to RE Falling Edge	t _{RR}	20	_	ns
Ready to WE Falling Edge	t _{RW}	20	_	ns
Read Pulse Width	t _{RP}	10	_	ns
Read Cycle Time	t _{RC}	20	_	ns
RE Access Time	t _{REA}	_	16	ns
CE Access Time	t _{CEA}	_	25	ns
CE Low to RE Low	t _{CR}	9	_	ns
CLE Low to RE Low	t _{CLR}	10	_	ns
ALE Low to RE Low	t _{AR}	10	_	ns
Data Output Hold Time from RE High	t _{RHOH}	25	_	ns
Data Output Hold Time from RE Low	t _{RLOH}	5	_	ns
RE High to Output High Impedance	t _{RHZ}	_	60	ns
CE High to Output High Impedance	t _{CHZ}	_	30	ns
CLE High to Output High Impedance	t _{CLHZ}	_	30	ns
RE High Hold Time	t _{REH}	7	_	ns
Output-High-impedance-to- RE Falling Edge	t _{IR}	0	_	ns
WE High to CE Low	t _{whc}	30	_	ns
WE High to RE Low	t _{WHR}	120	_	ns
WE High to RE Low for Random Data Output	t _{WHR2}	300	_	ns
WE High to Busy	t _{WB}	_	100	ns
Device Reset Time (Read/Program/Erase)	t _{RST}	_	10/30/100	μS
Busy time for Set Feature and Get Feature	t _{FEAT}	_	1	μS
WE High Hold Time from final address to first data	t _{WHW}	120	_	ns
-		L	1	

NOTE: The values in this table are preliminary and subject to change.

SDR $(V_{CCQ} = 1.8 V)$

Parameter	Symbol	Min	Max	Unit
CLE Setup Time	t _{CLS}	10		ns
CLE Hold Time	t _{CLH}	5	_	ns
CE Setup Time	t _{CS}	15		ns
CE Hold Time	t _{CH}	5		ns
Write Pulse Width	t _{WP}	10		ns
ALE Setup Time	t _{ALS}	10		ns
ALE Hold Time	t _{ALH}	5	_	ns
Data Setup Time	t _{DS}	5	_	ns
Data Hold Time	t _{DH}	5	_	ns
Write Cycle Time	t _{WC}	30	_	ns
WE High Hold Time	t _{WH}	7	_	ns
Address to Data Loading Time	t _{ADL*}	300	_	ns
WP High to WE Low	t _{ww}	100	_	ns
Ready to RE Falling Edge	t _{RR}	20		ns
Ready to WE Falling Edge	t _{RW}	20		ns
Read Pulse Width	t _{RP}	10		ns
Read Cycle Time	t _{RC}	30	_	ns
RE Access Time	t _{REA}	_	22	ns
CE Access Time	t _{CEA}	_	25	ns
CE Low to RE Low	t _{CR}	9	_	ns
CLE Low to RE Low	t _{CLR}	10	_	ns
ALE Low to RE Low	t _{AR}	10	_	ns
Data Output Hold Time from RE High	t _{RHOH}	25	_	ns
Data Output Hold Time from RE Low	t _{RLOH}	5	_	ns
RE High to Output High Impedance	t _{RHZ}	_	60	ns
CE High to Output High Impedance	t _{CHZ}	_	30	ns
CLE High to Output High Impedance	t _{CLHZ}	_	30	ns
RE High Hold Time	t _{REH}	7	_	ns
Output-High-impedance-to- RE Falling Edge	t _{IR}	0	_	ns
WE High to CE Low	t _{WHC}	30	_	ns
WE High to RE Low	t _{WHR}	120		ns
WE High to RE Low for Random Data Output	t _{WHR2}	300		ns
WE High to Busy	t _{WB}	_	100	ns
Device Reset Time (Read/Program/Erase)	t _{RST}	_	10/30/100	μS
Busy time for Set Feature and Get Feature	t _{FEAT}		1	μS
WE High Hold Time from final address to first data	t _{WHW}	120	_	ns

NOTE: The values in this table are preliminary and subject to change.



Table 27 AC Test Conditions

SDR, Toggle DDR1.0

7 00	
Parameter	Condition
Input Pulse Levels	VIL to VIH
Input Rise and Fall Times	1.0V/ns
Input and Output Timing Levels	VccQ/2
Output Load	50 Ohms to Vtt (Vtt=0.5*VCCQ)

 $Table\ 28 \quad \hbox{Read/Program/Erase Timing Characteristics}$

Description	Parameter	Тур.	Max.	Unit
Data Transfer from Cell to Register	$t_{ m R}$	TBD	TBD	μS
Average Programming Time	tprog	TBD	TBD	μs
Block Erasing Time	t _{BERASE}	TBD	TBD	ms
Data Cache Busy Time in Write Cache (following 11h or 32h)	t _{DCBSYW1}	-	1	μS
Data Cache Busy Time in Write Cache (following 15h)	t _{DCBSYW2}	-	TBD	μs
Data Cache Busy Time in Write Cache (following 1Ah)	t _{DCBSYW3}	-	TBD	μS
Cache Busy in Read Cache	t _{DCBSYR}	-	TBD	μs
Number of Partial Program Cycles in the Same Page	-	-	-	Cycle

NOTE:

 $1)t_{PROG}$ is the internal program time from a cache or page register to NAND array. t_R is the internal loading time from NAND array to the a cache or page register.

 $^{2)\} t_{DCBSYW2}, t_{DCBSYW3}\ depends\ on\ the\ timing\ between\ internal\ programming\ time\ and\ data\ in\ time.$

³⁾ tPROG, tDCBSYW2 and tDCBSYW3 are the average busy time in a block. The absolute maximum for one page operation is TBD ms.

5. COMMAND DESCRIPTION AND DEVICE OPERATION

5.1. Basic Command Sets

Toggle DDR NAND Flash Memory has addresses multiplexed into 8 I/Os. Command, address and data are all written through DQ [7:0] by bringing \overline{WE} to low while \overline{CE} is low. Those are latched on the rising edge of \overline{WE} . Command Latch Enable (CLE) and Address Latch Enable (ALE) are used to multiplex command and address respectively, via the DQ[7:0] pins. Commands which apply to a specific page or block typically have a second command and ones that apply to a target or a LUN have a first command only.

Table 29 below defines the basic command sets.

Table 29 Basic Command Sets

Function	Primary or	1st Set	Address	2nd Set	Acceptable while	Acceptable while
Function	Secondary	ist set	Cycles	Zna Set	Accessed LUN is Busy	Other LUNs are Busy
1 st Program Prefix ²⁾	Primary	09h	-	ı		
2 nd Program Prefix ²⁾	Primary	0Dh	-	ı		
Lower Page Select ²⁾	Primary	01h	-	ı		
Middle Page Select ²⁾	Primary	02h	-	ı		
Upper Page Select ²⁾	Primary	03h	-	ı		
Page Read	Primary	00h	5	30h		Υ
Read Start for Last Page Cache Read	Primary	3Fh	-	ı		Υ
Random Cache Read	Primary	00h	5	31h		Υ
Page Program ³⁾	Drimorr	80h	_	1Ah		Υ
(Lower/Middle Page Program)	Primary	8011	5	IAII		Ť
Page Program ³⁾	Primary	80h	5	10h		Υ
(Upper Page Program)	Filliary	0011	3	1011		
Cache Program	Primary	80h	5	15h		Υ
Block Erase	Primary	60h	3	D0h		Υ
Random Data Input ⁽¹⁾	Primary	85h	5	-		Y
Random Data Output ⁽¹⁾	Primary	05h	5	E0h		Υ
Set Feature	Primary	EFh	1	-		
Get Feature	Primary	EEh	1	-		
Read ID	Primary	90h	1	ı		Υ
Read Status	Primary	70h	-	-	Υ	Υ
Read Status 2	Primary	71h	-	-	Υ	Υ
Read Status 3	Primary	73h	-	-	Υ	Υ
Reset	Primary	FFh	-	-	Υ	Υ
Reset LUN	-	FAh	3	-	Υ	Υ

NOTE:

- 1) Random Data Input/Output can be executed in a page.
- 2) 01/02/03h command is needed for definition of Lower/Middle/Upper page before 80h command. In the case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command.
- 3) In the case of 1st Program, 09h command is needed before the 01/02/03h command.
- 4) In the case of 2nd Program, 0Dh command is needed before the 01/02/03h command.

Caution:

Any undefined command inputs are prohibited except for above command set.

5.2. Basic Operation

5.2.1. Basic Unit and Order for Program / Read Operation

Basic Unit for Program Operation:

Each program operation shall be done a WL basis. A WL comprises 6 pages which are lower/middle/upper pages in Plane, Data for the 6 pages is a basic unit required to perform each program operation. To indicate the page layer (lower/middle/upper) in each sequence, page select command is used. The programming for Planes shall be done simultaniously and cannot be performed separately.

Basic Unit for Read Operation:

Each read operation shall be done a layer (lower/middle/upper) of a WL basis. To indicate the page layer (lower/middle/upper) in each sequence, page select command is used. The data written in a layer of a WL is loaded from cell to register simultaniously with Plane.

3 Step Programmiing:

To complete programming the data of 6 pages in a WL, 3 Step Programming is required. The step shall be indicated by program step indicator command. The page in a WL where 3rd program is not completed shall not be read.

Note that the 3 Step Programming for a WL shall not be performed contiguously and there shall be programming steps for the other WL as below.

Programming Order:

The Program shall be done according to the order specified in below Table 24.

Table 30 Programming Order for each WL & Step

Programming Order					
WL#	1st Program	2 nd Program	3 rd Program		
0	1	3	6		
1	2	5	9		
2	4	8	12		
3	7	11	15		
4	10	14	18		
•	•	•	•		
•	•	•	•		
123	367	371	375		
124	370	374	378		
125	373	377	381		
126	376	380	383		
127	379	382	384		

Readable Page before completing Programming:

To read a page in WL(n), 3rd Program of all pages in WL(n+1) shall be completed. Otherwise, the page in WL(n) shall not be read even 3rd Program of it is completed. For example as shown below, a page in WL(123) may be read although the pages in WL(124) or following shall not be read.

Table 31 An Example of the Readable Page

	Programming Order						
WL#	1st Program	2 nd Program	3 rd Program				
0	1, Completed	3, Completed	6, Completed				
1	2, Completed	5, Completed	9, Completed				
2	4, Completed	8, Completed	12, Completed				
3	7, Completed	11, Completed	15, Completed				
4	10, Completed	14, Completed	18, Completed				
•	•	•	•				
•	•	•	•				
123	367, Completed	371, Completed	375, Completed				
124	370, Completed	374, Completed	378, Completed				
125	373, Completed	377, Completed	381, Not Completed				
126	376, Completed	380, Not Completed	383, Not Completed				
127	379, Not Completed	382, Not Completed	384, Not Completed				

5.2.2. Page Read Operation

The Page Read function reads a page of data identified by row address for the selected LUN. The page of data is made available to be read from the page register starting at the specified column address. Figure 38 defines the Page Read behavior and timings. Reading beyond the end of a page results in determinate values being returned to the host.




Figure 38. Page Read Timing

NOTE:

5.2.2.1. Page Read Operation with Random Data Output

The Random Data Output function changes the column address from which data is being read in the page register for the selected LUN. The Random Data Output command shall only be issued when the LUN is in a read idle condition. Figure 39 defines the Random Data Output behavior and timings. The host shall not read data from the LUN until twhR2(ns) after the second(i.e. E0h) is written to the LUN.




Figure 39. Page Read with Random Data Output Timing

NOTE:

1) Before performing the operation, make sure the condition described as Readable Page before completing Programming in 5.2.1.

5.2.2.2. Data Out After Status Read

While monitoring the read status to determine when the t_R (transfer from Flash array to a page register) is complete, the host shall perform the Random Data Output sequence. Issuing the random data output sequence will cause data to be returned starting at the selected column address.




Figure 40. Data Out After Status Read Timing

NOTE:

5.2.3. Random Cache Read Operation

A Read Page command shall be issued prior to the initial Random Cache Read command in a cache read sequence like the Sequential Cache Read operation. A Random Cache Read command shall be issued prior to the Read Start for Last Page Cache Read command (3Fh) being issued. The page and block address can be accessed in a random manner. Figure 41 defines the Random Cache Read behavior and timings.




Figure 41. Random Cache Read Timing

NOTE:

5.2.4. Page Program Operation

The device is programmed basically on a page basis, and each page shall be programmed only once before being erased. The addressing order shall be sequential within a block. The contents of the page register are programmed into the Flash array specified by row address. SR[0] is valid for this command after SR[6] transitions from zero to one until the next transition of SR[6] to zero. Figure 42 defines the Page Program behavior and timings. Writing beyond the end of the page register is undefined.




Figure 42. Lage Hogram Im

NOTE:

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously.
 Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) In case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command. The sequence for Interleave Page Program Operation is represented as below.

	1st Program	2nd Program	3rd Program
PS	09h	0Dh	-(no command required)

3) 16KB program is required.

5.2.4.1. Program Operation with Random Data Input

The device supports random data input in a page. The column address for the next data, which will be written, may be changed to the address using Random data input command (i.e. 85h). Random data input may be operated multiple times without limitation.




Figure 43. Program operation with Random Data Input Timing

NOTE:


- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously.
 Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) In the case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command. The sequence for Program Operation is represented as below.


1	1st Program	2nd Program	3rd Program
PS	09h	0Dh	-(no command required)


3) 16KB program is required.


5.2.5. Cache Program Operation

The Cache Program function allows the host to write the next data for another page to the page register while a page of data to be programmed to the Flash array for the selected LUN. When command 15h is issued, R/\overline{B} returns high (i.e. ready) when a cache register is ready to be written after data in the cache register is transferred to a page register. However, when command 10h is issued for the final page, R/\overline{B} turns to high after outstanding program operation performed by previous Cache Program command and the program operation for the final page is completed. SR[0] is valid for this command after SR[5] transitions from zero to one until the next transition. SR[1] is valid for this command after SR[6] transitions from zero to one, and it is invalid after the first Cache Program Command completion since there is no previous Cache Program operation. Cache Program operation shall work only within a block. Figure 44 defines the Cache Program behavior and timings. Note that tPROG at the end of the caching operation may be longer than typical as this time also includes completing the programming operation for the previous page. Writing beyond the end of the page register is undefined.












Figure 44. Cache Program Timing

NOTE:

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously.
 Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) In the case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command. The sequence for Cache Program Operation is represented as below.

	1st Program	2nd Program	3rd Program
PS	09h	0Dh	-(no command required)

16KB program is required.

5.2.6. Block Erase Operation

The Block Erase operation is done on a block basis. Only three cycles of row addresses are required for Block Erase operation and a page address within the cycles is ignored while plane and block address are valid. After Block Erase operation passes, all bits in the block shall be set to one. SR[0] is valid for this command after SR[6] transitions from zero to one(i.e. the selected LUN is ready) until the LUN goes in busy state by a next command. Figure 45 defines the Block Erase behavior and timings.




Figure 45. Block Erase Timing

5.2.7. Set Feature Operation

Users may set particular features using 'Set Feature' operation. Figure 46 defines the Set Features behavior and timings and Table 32 defines features that users can change. Once Set Feature operation begins, the operation shall be completed without any disturbance and interruption such as Reset operation.



Figure 46. Set Feature Timing

NOTE:

1) The feature-setting shall work on lower than 133Mbps.

Table 32 Set feature addresses

1 st Cycle	2 nd Cycle	Description			
	80h	Interface change			
EFh	30h	External V _{PP} Setting			
	10h	Driver strength setting			

5.2.7.1. Interface change (80h)

The device will start as SDR mode after Power on. This setting is required in order to change interface.

Table 33 Interface change setting data

	December								
DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Description	
0	0	0	0	0	0	0	0	to Toggle DDR1.0	
0	0	0	0	0	0	0	1	to SDR	

NOTE:

1) B1, B2 and B3 are reserved and shall be written with 00h.

5.2.7.2. Driver strength setting (10h)

Driver strength is configured according to the B0 value.

Table 34 Driver Strength Setting Data

B0 Value	Description
00h ~ 01h	Reserved
02h	Driver Multiplier : Underdrive
03h	Reserved
04h	Driver Multiplier : 1 (default)
05h	Reserved
06h	Driver Multiplier : Overdrive 1
07h	Reserved
08h	Reserved
09h ~ FFh	Reserved

NOTE:

1) B1, B2 and B3 are reserved and shall be written with 00h.

5.2.7.3. External V_{PP}(30h)

This setting controls whether external VPP is enabled. External VPP is configured according to the B0 value. VPP must be validly supplied prior to the Set Feature that enables VPP.

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
В0				Reserved				V_{PP}

 $Table \ 36 \quad External \ V_{PP} \ \text{Setting Data Definition}$

	Description
	0 : Disabled (default)
V _{PP}	1 : Enabled

NOTE:

1) B1, B2 and B3 are reserved and shall be written with 00h.

5.2.8. Get Feature Operation

Users find how the target is set through 'Get Feature' command. The function shall return the current setting information. If a host starts to read the first byte of data (i.e. B0 value), the host shall complete reading all four bytes of data before issuing another command (including Read Status or Read Status Enhanced). Figure 47 defines the Get Features behavior and timings.

If Read Status (or Read Status Enhanced) is used to monitor whether the tFEAT time is complete, the host shall issue Read command (i.e. 00h) to read B0-B1-B2-B3.




Figure 47. Get Feature Timing

NOTE:

1) The feature-getting shall work on lower than 133Mbps.

5.2.9. Read ID Operation

The ID of a target is read by command 90h followed by 00h or 40h address. Figure 48 defines Read ID operation behavior and timings.




Figure 48. Read ID Timing

5.2.9.1. 00h Address ID Definition

Users can read six bytes of ID containing manufacturer code, device code and architecture information of the target by command 90h followed by 00h address. The command register remains in Read ID mode until another command is issued.

Table 37 00h Address ID Definition Table

Cycle	Description		Hex Data				
	Description	TC58TEG7THL	TH58TEG8THL	TH58TEG9THL			
1 st Data	Maker Code	98h	98h	98h			
2 nd Data	Device Code	3Ah	3Ah	3Ch			
3 rd Data	Number of LUN per Target, Cell Type, Etc.	98h	98h	99h			
4 th Data	Page Size, Block Size,etc.	A3h	A3h	A3h			
5 th Data	Plane Number,etc.	76h	76h	7Ah			
6 th Data	6 th Data Technology Code		51h	51h			

Table 38 2nd ID Data

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
	8 Gbits	1	1	0	1	0	0	1	1	D3h
	16 Gbits	1	1	0	1	0	1	0	1	D5h
Managar Danait , non Tanat	32 Gbits	1	1	0	1	0	1	1	1	D7h
Memory Density per Target	64 Gbits	1	1	0	1	1	1	1	0	DEh
	128 Gbits	0	0	1	1	1	0	1	0	3Ah
	256 Gbits	0	0	1	1	1	1	0	0	3Ch

 $Table \ 39 \quad {\it 3rd \ ID \ Data}$

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
	1							0	0
Number of LUN per	2							0	1
Target	4							1	0
	8							1	1
	2 Level Cell					0	0		
Call Tura	4 Level Cell					0	1		
Cell Type	8 Level Cell					1	0		
	16 Level Cell					1	1		

 $Table\ 40\quad \ \mbox{4th ID Data}$

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
	2KB							0	0
Page Size	4KB							0	1
(w/o redundant area)	8KB							1	0
	16KB							1	1
	128KB	0		0	0				
	256KB	0		0	1				
Diagle Cine	512KB	0		1	0				
Block Size	1MB	0		1	1				
(w/o redundant area)	2MB	1		0	0				
	4MB	1		0	1				
	6MB	1		1	0				

X: either 0 or 1

Table 41 5th ID Data

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Number of Plane per Target	1					0	0		
	2					0	1		
	4					1	0		
	8					1	1		

Table 42 6th ID Data

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
	70 nm process						0	1	0
	56 nm process						0	1	1
	43 nm process						1	0	0
Technology Code	32 nm process						1	0	1
	24 nm process						1	1	0
	19 nm process						1	1	1
	A19 nm process						0	0	0
	15 nm process						0	0	1
Interface	Conventional	0							
Interrace	Toggle Mode	1							

NOTE:

1) As for Table 40 "6th ID data", even if the interface is changed into Toggle DDR1.0 by SetFeature, the value of "Interface" is still 0.

5.2.9.2. 40h Address ID Definition

Toggle DDR NAND also provides six bytes of JEDEC standard signature ID. Users can read the ID by command 90h followed by 40h address. Any data returned after the six bytes of JEDEC standard signature is considered reserved for future use.

Table 43 40h Address ID Cycle

1 st Cycle	2 nd Cycle	3 rd Cycle	4 th Cycle	5 th Cycle	6 th Cycle
4Ah	45h	44h	45h	43h	01h

 $Table\ 44\quad \ \mbox{40h Address ID Definition}$

Cycle	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
1st	J	0	1	0	0	1	0	1	0
2nd	Е	0	1	0	0	0	1	0	1
3rd	D	0	1	0	0	0	1	0	0
4th	E	0	1	0	0	0	1	0	1
5th	С	0	1	0	0	0	0	1	1
	Conventional Asynchronous SDR					0	0	0	1
6th	Toggle DDR	0	0	0	0	0	0	1	0
	Synchronous DDR					0	1	0	0

5.2.10. Read Status Operation

In the case of non-multi-plane operations, the 70h Read Status function retrieves a status value for the last operation issued. If multi-plane operations are in progress on a single LUN, then 70h Read Status returns the composite status value. Specifically, 70h Read Status shall return the combined status value of the independent status register bits according to Table 45. On the other hands, 71h Read Status returns statuses of two planes on a single LUN according to Table 46. 73h Read Status returns statuses of previous page in two planes on a single LUN according to Table 47. Figure 49 defines the Read Status behavior and timings.

Table 45 Read Status Definition for 70h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7	
Definition of	Pass : "0"	Pass : "0"	Decembed	Reserved	Dagamad	Busy : "0"	Busy : "0"	Protected : "0"	
value	Fail : "1"	Fail : "1"	Reserved	Reserved	Reserved	Ready : "1"	Ready : "1"	Not Protected: "1"	
Block Erase	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect	
Page Program	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect	
Cache	Pass/Fail for the	Pass/Fail for the	Not Use	Not Use	Not Use	Busy/Ready for	Busy/Ready for	Write Protect	
Program	current page	previous page	1101 036	1101 036	1101 036	Flash array	Host	vviile PTOLECL	
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect	
Cache Read	Not Use	Not Use Not Use		Not Use	Not Use	Busy/Ready for	Busy/Ready for	Write Protect	
Cache Read	1401 036	1401 036	Not Use	1401 036	1401 036	Flash array	Host	vviile i-10tect	

- 1) During Block Erase, Page Program, DQ 0 is only valid when DQ6 shows the Ready state.
- 2) During Cache Program operation, DQ 0 is only valid when DQ 5 shows the Ready state, and DQ 1 is only valid when DQ 6 shows the Ready state.

Table 46 Read Status Definition for 71h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected : "0" Not Protected : "1"
Block Erase	Pass/Fail	Pass/Fail for Plane#0	Pass/Fail for Plane#1	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Page Program	Pass/Fail	Pass/Fail for Plane#0	Pass/Fail for Plane#1	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache Program	Pass/Fail	Pass/Fail for Plane#0 (N)	Pass/Fail for Plane#1 (N)	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect

NOTE:

- 1) During Block Erase, Page Program, DQ 0, DQ 1 and DQ 2 are only valid when DQ6 shows the Ready state.
- 2) During Cache Program operation, DQ 0, DQ 1 and DQ 2 are only valid when DQ 5 shows the Ready state.

Table 47 Read Status Definition for 73h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected : "0" Not Protected : "1"
Block Erase	Not Use	Not Use	Not Use	Not Use	Not Use	· · · · · · · · · · · · · · · · · · ·	Busy/Ready	Write Protect
Page Program	Pass/Fail for previous page	Pass/Fail for Plane#0 previous page	Pass/Fail for Plane#1 previous page	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache Program	Pass/Fail for previous page	Pass/Fail for Plane#0 previous page	Pass/Fail for Plane#1 previous page	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect

- 1) During Block Erase, Page Program, DQ 0, DQ 1 and DQ 2 are only valid when DQ6 shows the Ready state.
- 2) During Cache Program operation, DQ 0, DQ 1 and DQ 2 are only valid when DQ6 shows the Ready state.




Figure 49. Read Status Timing

5.2.11. Reset Operation

Toggle DDR NAND offers a reset function by command FFh. When the device is in 'Busy' state during any operation, the Reset operation will abort these operations. The contents of memory cells being programmed are no longer valid, as the data will be partially programmed or erased. Reset during the operation with a cache register (e.g. Cache Program operation) may not just stop the most recent page operation but it may also stop the previous page operation depending on when the FF reset is input. Although the device is already in process of reset operation, a new reset command will be accepted. Figure 50 defines the Reset behavior and timings.




Figure 50. Reset timing

When Reset (FFh) command is input during Program operation




Figure 51. Reset timing during Program operation

When Reset (FFh) command is input during Erase operation




Figure 52. Reset timing during Erase operation

When Reset (FFh) command is input during Read operation




Figure 53. Reset timing during Read operation

When Read Status command (70h) is input after Reset operation




Figure 54. Status Read after Reset operation

When two or more Reset commands are input in succession




Figure 55. Successive Reset operation

5.2.12. Read LUN Operation

A certain LUN within a target can be reset by command FAh followed by row addresses. Row addresses are required to set a LUN to be reset. Figure 56 defines the Reset LUN behavior and timings.




Figure 56. Single LUN Reset Timing

NOTE:

1) If there are multiple LUNs on a target, R/B is also affected by the rest of LUN(s) on the same target.

5.3. Extended Operation

TOSHIBA

5.3.1. Extended Command Sets

Table 48 defines the Extended Command Sets. Primary and Secondary Commands are also categorized in the table. Primary commands are recommended to use when a particular function is implemented, while Secondary commands are for alternative implementation for backward compatibility.

Table 48 Extended Command Sets

Function	Primary or secondary	1st Set	Address Cycles for 1st Set	2nd Set	Address Cycles for 2nd Set
Multi Page Read / Multi Page Cache Read	Primary	00h32h	5	00h30h	5
Multi Page Read	Secondary	60h	3	30h	-
Multi Page Cache Read	Secondary	60h	3	30h	-
Multi Page Random Cache Read	Primary	00h32h	5	00h31h	5
Multi Page Random Data Output	Primary	00h05h	5	E0h	2
Multi Page Program	Primary	80h11h	5	80h10h	5
Multi Page Cache Program	Primary	80h11h	5	80h15h	5
Multi Block Erase	Primary	60h	3	D0h	-
Device Identification Table Read	Primary	ECh	1	•	-
Read status enhanced	Primary	78h	3	-	-
Read LUN#0 Status	Secondary	F1h	-	-	-
Read LUN#1 Status	Secondary	F2h	-	-	-

NOTE:

5.3.2. Address Input Restrictions for Multi Page Operation

Multi Page operation requires specific address input restrictions described as below. Address Input Restrictions for Multi Page Operation: Multiple page addresses may be set over multiple planes. Further, two page addresses may be set for each plane. The page addresses shall satisfy the restrictions as follows. Two page addresses for a plane shall satisfy. A set of two page addresses for a plane shall be identical with those for the other planes although block addresses may differ. The number of planes which are set for this operation shall be even.

¹⁾ Multi Page Random Data output must be used after Multi Page Read or Multi Page Cache Read operation.

²⁾ Any command between 11h and 80h/85h is prohibited except 70h/71h/73h/78h/F1h/F2h and FFh.

5.3.3. Multi Page Read Operation

The Multi Page Read operation is an extension of the Page Read operation. The device supporting Multi Page Read operation also allows multiple Random data-output from each page (i.e. Multi Page Random Data Output) once multi-pages are loaded to page registers. With the primary command, R/\overline{B} returns to ready in a short time (i.e. tdcbsywl) after the first command 32h since it does not load data from a selected page and the selected page data are transferred to the cache registers via page registers in less than transferred to the cache registers via page registers in less than transferred to the through 1st Set and 2nd Set of command with the Address Input Restrictions for Multi Page Operation specified in section 0.

Once the data are loaded into the cache registers, the data on the first page can be read out by issuing the Multi Page Random Data Output command. The data on other pages can be also read out using the identical command sequences. Figure 57 and

Figure 58 define Multi Page Read and Multi Page Random Data Output behavior and timings. In the case of secondary command, make sure WP is held to High level when Multi Page Read operation is performed.




Figure 57. Example Timing with Multi Page Read (Primary)




Figure 58. Example Timing with Multi Page Read (Secondary)

NOTE:

1) Before performing the operation, make sure the condition described as Readable Page before completing Programming in 5.2.1.

5.3.4. Multi Page Random Cache Read Operation

Multi Page Random Cache Read function requires multiple address settings ahead of command 31h to load data of particular pages. Since the selected pages are loaded to page register while a host read data from cache register where previous data are loaded, R/B returns high (i.e. ready) in a short time unless the previous data are still being loaded. Note that the multi page addresses shall be set through 1st Set and 2nd Set of command with the Address Input Restrictions for Multi Page Operation specified in section 0. The activated planes for the first Multi Page Random Cache Read shall be kept using in the next address sequence until the Multi Page Random Cache operation is completed by command 3Fh. Figure 59 defines Multi Page Random Cache Read behavior and timings.




Figure 59. Example Timing with Multi Page Cache Read (Primary)

NOTE:

1) Before performing the operation, make sure the condition described as Readable Page before completing Programming in 5.2.1.

5.3.5. Multi Page Program Operation

Multi Page Program function extends an effective programmable page size using multiple pages.

When a host moves to load data for another page, command 11h for the second command is used. After 11h command, R/\overline{B} returns high (i.e. ready) in a short period of time since it is not actual programming operation. At the last page loading, command 80h is issued before loading data and command 10h after data loading is issued for the second command. After command 10h, all loaded data in each page starts to be programmed to Flash array simultaneously. Note that the multi page addresses shall be set through 1st Set and 2nd Set of command with the Address Input Restrictions for Multi Page Operation specified in section 0. Figure 60 define s Multi Page Program behavior and timings.




Figure 60. Example Timing with Multi Page Program


NOTE:

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously. Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) In the case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command. The sequence for Multi Page Program Operation is represented as below.

	1st Program	2nd Program	3rd Program
PS	09h	0Dh	-(no command required)

5.3.6. Multi Page Cache Program Operation

The Multi Page Cache Program is an extension of the Cache Program. After loading pages for Multi Page Cache Program, command 15h is issued. After command 15h, R/\overline{B} returns high once transferring data from cache register to page register is completed. Internal program operation is in progress after R/\overline{B} returns while other pages are loaded by a host. At the last page loading for the entire Multi Page Cache Program, command 10h is required to finalize the operation and R/\overline{B} stays busy as long as t_{PROG} . Multi Page Cache Program operation shall work only within a block of each plane and shall not be continued over the boundary of plane. Note that the multi page addresses shall be set through 1st Set and 2nd Set of command with the Address Input Restrictions for Multi Page Operation specified in section 0. The activated planes for the first Multi Page Cache Program shall be kept using in the next address sequence until the Multi Page Cache Program operation is completed by command 10h. Figure 61 defines Multi Page Cache Program behavior and timings.






Figure 61. Example Timing with Multi Page Cache Program

NOTE:

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously. Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 2) In the case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command. The sequence for Multi Page Cache Program Operation is represented as below.

	1st Program	2 nd Program	3 rd Program
PS	09h	0Dh	-(no command required)

5.3.7. Multi Block Erase Operation

Multi Block Erase allows users to erase multiple blocks comprising a block of each plane simultaneously. The same plane address shall not be set twice within a set of address setting sequence for the Multi Block Erase Operation. Figure 62 defines Multi Block Erase behavior and timings.




Figure 62. Example Timing with Multi Block Erase

5.3.8. Device Identification Table Read Operation

The device returns a JEDEC standard formatted parameter page during the data out phase of the READ PARAMETER PAGE command when address 40h is inputted. The READ PARAMETER PAGE command is a ECh value for the command cycle and a 40h value for the address cycle, and the bytes of the parameter page are returned in the data output (DOUT) cycles.

After the command ECh address 40h is received by the NAND device, it will go busy for a period of time (t_R in the figure) after which, the parameter page can be read from the device. The length and contents of the parameter page is defined in section 5.3.9. The timing associated with the bus cycles for the READ PARAMETER PAGE command is defined elsewhere in the JEDEC standard.

The READ ID command is used by the controller to identify the device that is attached. This command is used by the controller to gather information about the target flash device. Figure 63 defines the behavior and timings.

If Read Status (or Read Status Enhanced) is used to monitor whether the tR time is complete, the host shall issue Random Data Output command with applying 00h for all 5 cycles of address to read the Parameter Page.




Figure 63. Device Identification Table Read Timing

5.3.9. Device Identification Table Definition

Table 49 defines the parameter page data structure. For parameters that span multiple bytes, the least significant byte of the parameter corresponds to the first byte. Values are reported in the parameter page in units of bytes when referring to items related to the size of data access (as in an 8-bit data access device). For example, the target will return how many data bytes are in a page. All optional parameters that are not implemented shall be cleared to 00h by the target.

When the information is read from the device, the host shall calculate CRC to check the data prior to taking action on that data. If the CRC of the first Parameter Page read is not valid, the host shall read redundant Parameter Page copies. The host shall then check the CRC of that redundant Parameter Page.

If the CRC is correct, the host may take action based on the contents of that redundant Parameter Page. If the CRC is incorrect, then the host shall attempt to read the next redundant Parameter Page by the same procedure.

There may be a case where the number of error exceeds the error detectability of CRC. In this case, the retrieved data with valid CRC may contain errors. To be prepared for this case, the host should compare two or more sets of the retrieved data to check equality.

All Parameter Pages returned by the Target may have invalid CRC values; however, bit-wise majority or other ECC techniques may be used to recover the contents of the Parameter Page by the host.

If necessary, the data successfully read should be safely kept by the host in its own manner for further protection.

If there are any discrepancies between the content in Parameter Page and the content in this or the other documents separately provided, the latter shall take precedence.

Table 49 Parameter Page Definitions

Byte	O/M	Description	Value
		and features block	valuo
Kevision iii	lomation		4Ab 45b 52b 44b
		Parameter page signature	4Ah, 45h, 53h, 44h
0-3	М	Byte 0: "J" (= 4Ah)	
0-3	IVI	Byte 1: "E" (= 45h)	
		Byte 2: "S" (= 53h)	
		Byte 3: "D" (= 44h) Revision number	04h, 00h
			0411, 0011
		3-15: Reserved (0)	
4-5	М	2: 1 = supports Parameter Page revision 1.0 and standard	
		revision 1.0	
		1: 1 = supports vendor specific Parameter Page	
		0: Reserved (0)	DOL ON TOPOTE OFFILITADO
		Features supported	D8h, 01h (TC58TEG7THLTA00,
		` '	TH58TEG8THLTA20)
		8: 1 = supports program page register clear enhancement	DAh, 01h (TH58TEG9THLTA20)
		7: 1 = supports external V _{PP}	
0.7	١.,	6: 1 = supports Toggle Mode DDR	
6-7	М	5: 1 = supports Synchronous DDR	
		4: 1 = supports multi-plane read operations	
		3: 1 = supports multi-plane program and erase operations	
		2: 1 = supports non-sequential page programming	
		1: 1 = supports multiple LUN operations	
		0: 1 = supports 16-bit data bus width	4Db 00b 00b
		Optional commands supported	4Dh, 02h, 00h
		11-23: Reserved (0)	
		10: 1 = supports Synchronous Reset	
		9: 1 = supports Reset LUN (Primary)	
8-10	N.4	8: 1 = supports Small Data Move	
0-10	М	7: 1 = supports Multi-plane Copyback Program (Primary)	
		6: 1 = supports Random Data Output (Primary) 5: 1 = supports Read Unique ID	
		5: 1 = supports Read Unique ID 4: 1 = supports Copyback	
		1	
		3: 1 = supports Read Status Enhanced (Primary)	
		2: 1 = supports Get Features and Set Features	

	I	1	1
		1: 1 = supports Read Cache commands	
		0: 1 = supports Page Cache Program command	041-001-
		Secondary commands supported	81h, 00h
		8-15: Reserved (0) 7: 1 = supports secondary Read Status Enhanced	
		6: 1 = supports secondary Multi-plane Block Erase	
		5: 1 = supports secondary Multi-plane Copyback Program	
11-12	0	4: 1 = supports secondary Multi-plane Copyback Program	
		3: 1 = supports secondary Random Data Output	
		2: 1 = supports secondary Multi-plane Copyback Read	
		1: 1 = supports secondary Multi-plane Read Cache Random	
		0: 1 = supports secondary Multi-plane Read	
13	0	Number of Parameter Pages	10h
14-31		Reserved (0)	All 00h
Manufactui	er informa		
		Device manufacturer (12 ASCII characters)	54h, 4Fh, 53h, 48h
32-43	М	TOSHIBA	49h, 42h, 41h, 20h
		TOSTIBA	20h, 20h, 20h, 20h 54h, 43h, 35h, 38h, 54h, 45h, 47h, 37h
			54h, 48h, 4Ch, 54h, 41h, 30h, 30h, 20h
			20h, 20h, 20h, 20h (TC58TEG7THLTA00)
44.62	М	Davisa madal (20 ASCII abarastara)	54h, 48h, 35h, 38h, 54h, 45h, 47h, 38h 54h, 48h, 4Ch, 54h, 41h, 32h, 30h, 20h
44-63	IVI	Device model (20 ASCII characters)	20h, 20h, 20h, 20h (TH58TEG8THLTA20)
			54h, 48h, 35h, 38h, 54h, 45h, 47h, 39h
			54h, 48h, 4Ch, 54h, 41h, 32h, 30h, 20h
64-69	М	JEDEC manufacturer ID (6 bytes)	20h, 20h, 20h, 20h (TH58TEG9THLTA20) 98h, 00h, 00h, 00h, 00h
70-79	IVI	Reserved (0)	All 00h
	annization		All 0011
Memory or		I	001-001-001-001-
80-83	M	Number of data bytes per page	00h, 20h, 00h, 00h
84-85	М	Number of spare bytes per page	D0h, 03h
86-91		Reserved (0)	All 00h
92-95	М	Number of pages per block	04h, 02h, 00h, 00h
96-99	М	Number of blocks per logical unit (LUN)	5Ch, 10h, 00h, 00h
100	М	Number of logical units (LUNs)	01h (TC58TEG7THL, TH58TEG8THL)
Momonyor	annization	hlade	02h (TH58TEG9THL)
Memory or	ganızador	I .	224
101		Number of address cycles	23h
101	М	4-7: Column address cycles	
102	М	0-3: Row address cycles	03h
		Number of bits per cell	
103	М	Number of programs per page	01h
104		Multi-plane addressing	01h
104	М	4-7: Reserved (0)	
		0-3: Number of plane address bits Multi-plane operation attributes	07h
		3-7: Reserved (0)	0711
105	М	2: 1= read cache supported	
103	IVI	1: 1 = program cache supported	
		0: 1= No multi-plane block address restrictions	
106-143		Reserved (0)	All 00h
Electrical p	arameters		7.11 0011
p	4141101013	Asynchronous SDR speed grade	00h, 00h
		6-15: Reserved (0)	0011, 0011
		5: 1 = supports 20 ns speed grade (50 MHz)	
		4: 1 = supports 25 ns speed grade (30 MHz)	
144-145	0	3: 1 = supports 30 ns speed grade (40 MHz)	
		2: 1 = supports 30 ns speed grade (~33 MHz) 2: 1 = supports 35 ns speed grade (~28 MHz)	
		1: 1 = supports 50 ns speed grade (~26 MHz)	
		0: 1 = supports 100 ns speed grade (20 MHz)	
<u> </u>	l	U. 1 - Supporto 100 no spood grado (10 IVII IZ)	

		Toggle DDR speed grade	1Fh, 00h
		8-15: Reserved (0)	
		7: 1 = supports 5 ns speed grade (~200 MHz)	
		6: 1 = supports 6 ns speed grade (~166 MHz)	
146-147	0	5: 1 = supports 7.5 ns speed grade (~133 MHz)	
140-147	U	4: 1 = supports 10 ns speed grade (~100 MHz)	
		3: 1 = supports 12 ns speed grade (~83 MHz)	
		2: 1 = supports 15 ns speed grade (~66 MHz)	
		1: 1 = supports 25 ns speed grade (40 MHz)	
		0: 1 = supports 30 ns speed grade (~33 MHz)	
		Synchronous DDR speed grade	00h, 00h
		6-15: Reserved (0)	
		5: 1 = supports 10 ns speed grade (100 MHz)	
440 440		4: 1 = supports 12 ns speed grade (~83 MHz)	
148-149	0	3: 1 = supports 15 ns speed grade (~66 MHz)	
		2: 1 = supports 20 ns speed grade (50 MHz)	
		1: 1 = supports 30 ns speed grade (~33 MHz)	
		0: 1 = supports 50 ns speed grade (20 MHz)	
		Asynchronous SDR features	00h
150	0	0-7: Reserved (0)	
		Toggle-mode DDR features	00h
151	0	0-7: Reserved (0)	0011
		Synchronous DDR features	00h
152	0	0-7: Reserved (0)	0011
153-154	M	tPROG Maximum page program time (μs)	TBD
155-156	M	tBERS Maximum block erase time (µs)	TBD
157-158	M	tR Maximum page read time (µs)	TBD
159-160	0	tR Maximum multi-plane page read time (µs)	00h
161-162	0	tCCS Minimum change column setup time (ns)	00h
163-164	М	I/O pin capacitance, typical or maximum	TBD
165-166	М	Input pin capacitance, typical or maximum	TBD
167-168	0	CK pin capacitance, typical or maximum	00h, 00h
		Driver strength support	TBD
		3-7: Reserved (0)	
169	M	2: 1 = supports 18 ohm drive strength	
		1: 1 = supports 25 ohm drive strength	
		0: 1 = supports 35ohm/50ohm drive strength	
170 171	0	tADL Program page register clear enhancement tADL value	00h, 00h
170-171	0	(ns)	
172-207		Reserved (0)	All 00h
ECC and er	ndurance	block	
208	0	Guaranteed valid blocks of target	00h
209-210	0	Block endurance for guaranteed valid blocks	00h, 00h
200 2.0		ECC and endurance information block 0	TBD
		Byte 211: Number of bits ECC correctability	100
		Byte 212: Codeword size	
211-218	M	1 -	
		Byte 213-214: Maximum value of average bad blocks per LUN	
		Byte 215-216: Block endurance	
		Byte 217-218: Reserved (0)	All OOL
		ECC and endurance information block 1	All 00h
		Byte 219: Number of bits ECC correctability	
219-226	0	Byte 220: Codeword size	
		Byte 221-222: Maximum value of average bad blocks per LUN	
		Byte 223-224: Block endurance	
		Byte 225-226: Reserved (0)	
		ECC and endurance information block 2	All 00h
227-234	0	Byte 227: Number of bits ECC correctability	
		Byte 228: Codeword size	

	1			
		Byte 229-230: Maximum value of average bad blocks per LUN		
		Byte 231-232: Block endurance		
		Byte 233-234: Reserved (0)		
		ECC and endurance information block 3	All 00h	
		Byte 235: Number of bits ECC correctability		
235-242	0	Byte 236: Codeword size		
233-242		Byte 237-238: Maximum value of average bad blocks per LUN		
		Byte 239-240: Block endurance		
		Byte 241-242: Reserved (0)		
243-419		Reserved (0)	All 00h	
Vendor sp	ecific bloc	ck		
420-421	M	Vendorr Specific Revision Number	Vendor specific	
422-509		Vendor specific	Vendor specific	
CRC for F	arameter	Page		
510-511	М	Integrity CRC	CRC Value	
Redundant	Redundant Parameter Pages			
512-1023 Value of bytes 0-511 Value of bytes 0-511				
1024-1535		Value of bytes 0-511	Value of bytes 0-511	
7680-8191		Value of bytes 0-511	Value of bytes 0-511	

Byte 0-3: Parameter page signature

This field contains the Parameter Page signature. When two or more bytes of the signature are valid, then it denotes that a valid copy of the Parameter Page is present.

Byte 0 shall be set to 4Ah.

Byte 1 shall be set to 45h.

Byte 2 shall be set to 53h.

Byte 3 shall be set to 44h.

Byte 4-5: Revision number

This field indicates the revisions of the Parameter Page and standard that the target complies to. The target may support multiple revisions of the standard. This is a bit field where each defined bit corresponds to a particular specification revision that the target may support.

Bit 0 shall be cleared to zero.

Bit 1 when set to one indicates that the target supports vendor specific Parameter Page.

Bit 2 when set to one indicates that the target supports Parameter Page revision 1.0 and standard revision 1.0.

Bits 3-15 are reserved and shall be cleared to zero.

Byte 6-7: Features supported

This field indicates the optional features that the target supports.

Bit 0 when set to one indicates that the target's data bus width is 16-bits. Bit 0 when cleared to zero indicates that the target's data bus width is 8-bits. The host shall use the indicated data bus width for all commands that are defined to be transferred at the bus width (x8 or x16). Note that some commands, like Read ID, always transfer data as 8-bit only.

Bit 1 when set to one indicates that the target supports multiple LUN operations. If bit 1 is cleared to zero, then the host shall not issue commands to a LUN unless all other LUNs on the target are idle (i.e. R/B_n is set to one).

Bit 2 when set to one indicates that the target supports non-sequential page programming operations, such that the host may program pages within a block in arbitrary order. Bit 2 when cleared to zero indicates that the target does not support non-sequential page programming operations. If bit 2 is cleared to zero, the host shall program all pages within a block in order starting with page 0.

Bit 3 when set to one indicates that the target supports multi-plane program and erase operations.

Bit 4 when set to one indicates that the target supports multi-plane read operations.

Bit 5 when set to one indicates that the Synchronous DDR data interface is supported by the target. If bit 5 is set to one, then the target shall indicate the Synchronous DDR timing modes supported in the Synchronous DDR timing mode support field. Bit 5 when cleared to zero indicates that the Synchronous DDR data interface is not supported by the target.

Bit 6 when set to one indicates that the Toggle Mode DDR data interface is supported by the target. If bit 6 is set to one, then the target shall indicate the Toggle Mode DDR timing modes supported in the Toggle Mode DDR timing mode support field. Bit 6 when cleared to zero indicates that the Toggle Mode DDR data interface is not supported by the target.

Bit 7 when set to one indicates that the target supports external VPP. If bit 7 is cleared to zero, then the target does not support external VPP.

Bit 8 when set to one indicates that the target supports clearing only the page register for the LUN addressed with the Program (80h) command. If bit 8 is cleared to zero, then a Program (80h) command clears the page register for each LUN that is part of the target. At power-on, the device clears the page register for each LUN that is part of the target.

Bits 9-15 are reserved and shall be cleared to zero.

Byte 8-10: Optional commands supported

This field indicates the optional commands that the target supports.

Bit 0 when set to one indicates that the target supports the Page Cache Program command. If bit 0 is cleared to zero, the host shall not issue the Page Cache Program command to the target.

Bit 1 when set to one indicates that the target supports the Read Cache Random, Read Cache Sequential, and Read Cache End commands. If bit 1 is cleared to zero, the host shall not issue the Read Cache Sequential, Read Cache Random, or Read Cache End commands to the target.

Bit 2 when set to one indicates that the target supports the Get Features and Set Features commands. If bit 2 is cleared to zero, the host shall not issue the Get Features or Set Features commands to the target.

Bit 3 when set to one indicates that the target supports the Read Status Enhanced command. If bit 3 is cleared to zero, the host shall not issue the Read Status Enhanced command to the target. Read Status Enhanced shall be supported if the target has multiple LUNs or supports multi-plane operations.

Bit 4 when set to one indicates that the target supports the Copyback Program and Copyback Read commands. If bit 4 is cleared to zero, the host shall not issue the Copyback Program or Copyback Read commands to the target.

Bit 5 when set to one indicates that the target supports the Read Unique ID command. If bit 5 is cleared to zero, the host shall not issue the Read Unique ID command to the target.

Bit 6 when set to one indicates that the target supports the Random Data Output command. If bit 6 is cleared to zero, the host shall not issue the Random Data Output command to the target.

Bit 7 when set to one indicates that the target supports the Multi-plane Copyback Program command. If bit 7 is cleared to zero, the host shall not issue the Multi-plane Copyback Program command to the target.

Bit 8 when set to one indicates that the target supports the Small Data Move command for both Program and Copyback operations. If bit 8 is cleared to zero, the target does not support the Small Data Move command for Program or Copyback operations. The Small Data Move command is mutually exclusive with overlapped multi-plane support. When bit 8 is set to one, the device shall support the 11h command to flush any internal data pipeline regardless of whether multi-plane operations are supported.

Bit 9 when set to one indicates that the target supports the Reset LUN command. If bit 9 is cleared to zero, the host shall not issue the Reset LUN command.

Bit 10 when set to one indicates that the target supports the Synchronous Reset command. If bit 10 is cleared to

zero, the host shall not issue the Synchronous Reset command.

Bits 11-23 are reserved and shall be cleared to zero.

Byte 11-12: Secondary commands supported

This field indicates the secondary commands that the target supports.

Bit 0 when set to one indicates that the target supports the secondary Multi-plane Read command. If bit 0 is cleared to zero, the host shall not issue the secondary Multi-plane Read command to the target.

Bit 1 when set to one indicates that the target supports the secondary Multi-plane Read Cache Random command. If bit 1 is cleared to zero, the host shall not issue the secondary Multi-plane Read Cache Random command to the target.

Bit 2 when set to one indicates that the target supports the secondary Multi-plane Copyback Read command. If bit 2 is cleared to zero, the host shall not issue the secondary Multi-plane Copyback Read command to the target.

Bit 3 when set to one indicates that the target supports the secondary Random Data Output command. If bit 3 is cleared to zero, the host shall not issue the secondary Random Data Output command to the target.

Bit 4 when set to one indicates that the target supports the secondary Multi-plane Program command. If bit 4 is cleared to zero, the host shall not issue the secondary Multi-plane Program command to the target.

Bit 5 when set to one indicates that the target supports the secondary Multi-plane Copyback Program command. If bit 5 is cleared to zero, the host shall not issue the secondary Multi-plane Copyback Program command to the target.

Bit 6 when set to one indicates that the target supports the secondary Multi-plane Block Erase command. If bit 6 is cleared to zero, the host shall not issue the secondary Multi-plane Block Erase command to the target.

Bit 7 when set to one indicates that the target supports the secondary Read Status Enhanced command. If bit 7 is cleared to zero, the host shall not issue the secondary Read Status Enhanced command to the target.

Bits 8-15 are reserved and shall be cleared to zero.

Byte 13: Number of Parameter Pages

This field specifies the number of Parameter Pages present, including the original and the subsequent redundant versions.

Byte 32-43: Device manufacturer

This field contains the manufacturer of the device. The content of this field is an ASCII character string of twelve bytes. The device shall pad the character string with spaces (20h), if necessary, to ensure that the string is the proper length.

There is no standard for how the manufacturer represents their name in the ASCII string. If the host requires use of a standard manufacturer ID, it should use the JEDEC manufacturer ID.

Byte 44-63: Device model

This field contains the model number of the device. The content of this field is an ASCII character string of twenty bytes. The device shall pad the character string with spaces (20h), if necessary, to ensure that the string is the proper length.

Byte 64-69: JEDEC manufacturer ID

This field contains the JEDEC manufacturer ID for the manufacturer of the device.

Byte 80-83: Number of data bytes per page

This field contains the number of data bytes per page. The value reported in this field shall be a power of two. The minimum value that shall be reported is 512 bytes.

Byte 84-85: Number of spare bytes per page

This field contains the number of spare bytes per page. There are no restrictions on the value.

Byte 92-95: Number of pages per block

This field contains the number of pages per block.

Byte 96-99: Number of blocks per logical unit

This field contains the number of blocks per logical unit. There are no restrictions on this value.

Byte 100: Number of logical units (LUNs)

This field indicates the number of logical units the target supports. Logical unit numbers are sequential, beginning with a LUN address of zero. This field shall be greater than zero.

Byte 101: Number of Address Cycles

This field indicates the number of address cycles used for row and column addresses. The reported number of address cycles shall be used by the host in operations that require row and/or column addresses (e.g. Page Program).

Bits 0-3 indicate the number of address cycles used for the row address. This field shall be greater than zero.

Bits 4-7 indicate the number of address cycles used for the column address. This field shall be greater than zero.

NOTE:

Throughout these standard examples are shown with 2-byte column addresses and 3-byte row addresses. However, the host is responsible for providing the number of column and row address cycles in each of these sequences based on the values in this field.

Byte 102: Number of bits per cell

This field indicates the number of bits per cell in the Flash array. This field shall be greater than zero. The value reported in this field shall be a power of two.

Byte 103: Number of programs per page

This field indicates the maximum number of times a portion of a page may be programmed without an erase operation. After the number of programming operations specified have been performed, the host shall issue an erase operation to that block before further program operations to the affected page. This field shall be greater than zero.

Byte 104: Multi-plane addressing

This field describes parameters for multi-plane addressing.

Bits 0-3 indicate the number of bits that are used for plane addresses. This value shall be greater than 0h when multi-plane operations are supported.

Bits 4-7 are reserved.

Byte 105: Multi-plane operation attributes

This field describes attributes for multi-plane operations. This byte is mandatory when multi-plane operations are supported as indicated in the Features supported field.

Bit 0 indicates that there are no block address restrictions for the multi-plane operation. If set to one all block address bits may be different between multi-plane operations. If cleared to zero, there are block address restrictions.

Bit 1 indicates whether program cache is supported with multi-plane programs. If set to one then program cache is supported for multi-plane program operations. If cleared to zero then program cache is not supported for multi-plane program operations. Note that program cache shall not be used with multi-plane copyback program operations.

Bit 2 indicates whether read cache is supported with multi-plane reads. If set to one then read cache is supported for multi-plane read operations. If cleared to zero then read cache is not supported for multiplane read operations. Note that read cache shall not be used with multi-plane copyback read operations.

Bits 3-7 are reserved.

Byte 144-145: Asynchronous SDR speed grade

This field indicates the asynchronous SDR speed grades supported.

Bit 0 when set to one indicates that the target supports the 100 ns speed grade (10 MHz).

Bit 1 when set to one indicates that the target supports the 50 ns speed grade (20 MHz).

Bit 2 when set to one indicates that the target supports the 35 ns speed grade (~28 MHz).

Bit 3 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz).

Bit 4 when set to one indicates that the target supports the 25 ns speed grade (40 MHz).

Bit 5 when set to one indicates that the target supports the 20 ns speed grade (50 MHz).

Bits 6-15 are reserved and shall be cleared to zero.

Byte 146-147: Toggle DDR speed grade

This field indicates the Toggle DDR speed grades supported. The target shall support an inclusive range of speed grades.

Bit 0 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz).

Bit 1 when set to one indicates that the target supports the 25 ns speed grade (40 MHz).

Bit 2 when set to one indicates that the target supports the 15 ns speed grade (~66 MHz).

Bit 3 when set to one indicates that the target supports the 12 ns speed grade (~83 MHz).

Bit 4 when set to one indicates that the target supports the 10 ns speed grade (~100 MHz).

Bit 5 when set to one indicates that the target supports the 7.5 ns speed grade (~133 MHz).

Bit 6 when set to one indicates that the target supports the 6 ns speed grade (~166 MHz).

Bit 7 when set to one indicates that the target supports the 5 ns speed grade (~200 MHz).

Bits 8-15 are reserved and shall be cleared to zero.

Byte 148-149: Synchronous DDR speed grade

This field indicates the synchronous DDR speed grades supported. The target shall support an inclusive range of speed grades.

Bit 0 when set to one indicates that the target supports the 50 ns speed grade (20 MHz).

Bit 1 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz).

Bit 2 when set to one indicates that the target supports the 20 ns speed grade (50 MHz).

Bit 3 when set to one indicates that the target supports the 15 ns speed grade (~66 MHz).

Bit 4 when set to one indicates that the target supports the 12 ns speed grade (~83 MHz).

Bit 5 when set to one indicates that the target supports the 10 ns speed grade (100 MHz). Bits 6-15 are reserved and shall be cleared to zero.

Byte 150: Asynchronous SDR features

This field describes features and attributes for asynchronous SDR operation. This byte is mandatory when the asynchronous SDR data interface is supported.

Bits 0-7 are reserved.

Byte 151: Toggle-mode DDR features

This field describes features and attributes for Toggle-mode DDR operation. This byte is mandatory when the Toggle-mode DDR data interface is supported.

Bits 0-7 are reserved.

Byte 152: Synchronous DDR features

This field describes features and attributes for synchronous DDR operation. This byte is mandatory when the synchronous DDR data interface is supported.

Bit 0 indicates the tCAD value that shall be used by the host. If bit 0 is set to one, then the host shall use the tCADs (slow) value in synchronous DDR command, address and data transfers. If bit 0 is cleared to zero, then the host shall use the tCADf (fast) value in synchronous DDR command, address and data transfers.

Bit 1 indicates that the device supports the CK being stopped during data input. If bit 1 is set to one, then the host may optionally stop the CK during data input for power savings. If bit 1 is set to one, the host may pause data while the CK is stopped. If bit 1 is cleared to zero, then the host shall leave CK running during data input.

Bits 2-7 are reserved.

Byte 153-154: Maximum page program time

This field indicates the maximum page program time (tPROG) in microseconds.

Byte 155-156: Maximum block erase time

This field indicates the maximum block erase time (tBERS) in microseconds.

Byte 157-158: Maximum page read time

This field indicates the maximum page read time (tR) in microseconds.

Byte 159-160: Maximum multi-plane page read time

This field indicates the maximum page read time (tR) for multi-plane page reads in microseconds. Multiplane page read times may be longer than single page read times. This field shall be supported if the target supports multi-plane reads as indicated in the Features supported field.

Byte 161-162: Minimum change column setup time.

This field indicates the minimum change column setup time (tCCS) in nanoseconds. This parameter is used for the asynchronous SDR and synchronous DDR data interfaces.

After issuing a Change Read Column command, the host shall not read data until a minimum of tCCS time has elapsed. After issuing a Change Write Column command including all column address cycles, the host shall not write data until a minimum of tCCS time has elapsed. The value of tCCS shall always be longer than or equal to tWHR and tADL when the Toggle-mode DDR or Synchronous DDR data interface is supported.

Byte 163-164: I/O pin capacitance, typical or maximum

This field indicates the typical or maximum I/O pin capacitance for the target. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. If vendor datasheet is specifying the maximum value, then this field is indicating the maximum capacitance value. If vendor datasheet is specifying a typical value, then this field is indicating the typical capacitance value.

Byte 165-166: Input pin capacitance, typical or maximum

This field indicates the typical or maximum input pin capacitance for the target. This value applies to all inputs except the following: CK, CK_n, CE_n and WP_n signals. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. If vendor datasheet is specifying the maximum value, then this field is indicating the maximum capacitance value. If vendor datasheet is specifying a typical value, then this field is indicating the typical capacitance value.

Byte 167-168: CK input pin capacitance, typical or maximum

This field indicates the typical or maximum CK input pin capacitance for the target. This value applies to the CK and CK_n signals. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. This field shall be supported if the Synchronous DDR data interface is supported. If vendor datasheet is specifying the maximum value, then this field is indicating the maximum capacitance value. If vendor datasheet is specifying a typical value, then this field is indicating the typical capacitance value.

Byte 169: Driver strength support

This field describes if the target supports configurable driver strengths and its associated features.

Bit 0 when set to one indicates that the target supports configurable driver strength settings. If this bit is set to one, then the device shall support both the Nominal and Underdrive settings. If this bit is set to one, then the device shall power-on with a driver strength at the Nominal value. If this bit is cleared to zero, then the driver strength at power-on is undefined.

Bit 1 when set to one indicates that the target supports the Overdrive 1 setting for use in the I/O Drive Strength setting.

Bit 2 when set to one indicates that the target supports the 18 ohm setting in Table TBD for use in the I/O Drive Strength setting.

Bits 3-7 are reserved.

Byte 170-171: Program page register clear enhancement tADL value

This field indicates the ALE to data loading time (tADL) in nanoseconds when the program page register clear enhancement is enabled. If the program page register clear enhancement is disabled, then the tADL value is as defined for the selected timing mode. This increased tADL value only applies to Program (80h) command sequences; it does not apply for Set Features, Copyback, or other commands.

Byte 208: Guaranteed valid blocks at beginning of target

This field indicates the number of guaranteed valid blocks starting at block address 0 of the target. The minimum value for this field is 1h. The blocks are guaranteed to be valid for the endurance specified for this area when the host follows the specified number of bits to correct in ECC information block 0.

Byte 209-210: Block endurance for guaranteed valid blocks

This field indicates the minimum number of program/erase cycles per addressable page/block in the guaranteed valid block area. This value requires that the host is using at least the minimum ECC correctability reported in ECC information block 0. This value is not encoded. If the value is 0000h, then no minimum number of cycles is specified, though the block(s) are guaranteed valid from the factory.

Byte 211-218: ECC information block 0

This block of parameters describes a set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set.

The device may report additional ECC information in the Parameter Page. The required ECC correctability is closely related to other device parameters, like the number of valid blocks and the number of program/erase cycles supported. The additional ECC information stored in the ECC information blocks allow the device to specify multiple valid methods for using the device. Bytes 211-218 provide one valid method (i.e. ECC information block 0) for using the device. Other methods can be specified in ECC information blocks 1-3 stored in Bytes 219-242

Byte 211: Number of bits ECC correctability. This field indicates the number of bits that the host should be able to correct per codeword. The codeword size is reported in byte 212. With this specified amount of error correction by the host, the target shall achieve the block endurance specified in bytes 215-216. When the specified amount of error correction is applied by the host and the block endurance is followed, then the maximum number of bad blocks specified in bytes 213-214 shall not be exceeded by the device. All used bytes in the page shall be protected by ECC including the spare bytes if the ECC requirement reported in byte 211 has a value greater than zero. When this value is cleared to zero, the target shall return valid data.

Byte 212: Codeword size. The number of bits of ECC correctability specified in byte 211 is based on a particular ECC codeword size. The ECC codeword size is specified in this field as a power of two. The minimum value that shall be reported is 512 bytes (a value of 9).

Byte 213-214: Maximum value of average bad blocks per LUN. This field contains the maximum number of average bad blocks that may be defective at manufacture and over the life of the device. The average bad blocks per LUN value can be determined by averaging the bad blocks per LUN for either the number LUNs per package or number of LUNs per target. The maximum rating assumes that the host is following the block endurance requirements and the ECC requirements reported in this ECC and endurance information block.

Byte 215-216: Block endurance. This field indicates the maximum number of program/erase cycles per addressable page/block. This value assumes that the host is using the ECC correctability reported in byte 211. The block endurance is reported in terms of a value and a multiplier according to the following equation: value x 10multiplier. Byte 215 comprises the value. Byte 216 comprises the multiplier. For example, a block endurance of 75,000 cycles would be reported as a value of 75 and a multiplier of 3 (75×103). The value field shall be the smallest possible; for example 100,000 shall be reported as a value of 1 and a multiplier of 3 (1×105). If the value is 0000h, then no maximum number of cycles is specified.

Byte 219-226: ECC information block 1

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

Byte 227-234: ECC information block 2

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

Byte 235-242: ECC information block 3

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

Byte 420-421: Vendor specific Revision number

This field indicates a vendor specific revision number. This field should be used by vendors to indicate the supported layout for the vendor specific Parameter Page area and the vendor specific feature addresses. The format of this field is vendor specific.

Byte 422-509: Vendor specific

This field is reserved for vendor specific use.

Byte 510-511: Integrity CRC

The Integrity CRC (Cyclic Redundancy Check) field is used to verify that the contents of the Parameter Page were transferred correctly to the host. The CRC of the Parameter Page is a word (16-bit) field. The CRC calculation covers all of data between byte 0 and byte 509 of the Parameter Page inclusive.

The CRC shall be calculated on byte (8-bit) quantities starting with byte 0 in the Parameter Page. The bits in the 8-bit quantity are processed from the most significant bit (bit 7) to the least significant bit (bit 0).

The CRC shall be calculated using the following 16-bit generator polynomial:

G(X) = X16 + X15 + X2 + 1

This polynomial in hex may be represented as 8005h.

The CRC value shall be initialized with a value of 4F4Eh before the calculation begins. There is no XOR applied to the final CRC value after it is calculated. There is no reversal of the data bytes or the CRC calculated value.

Byte 512-1023: Redundant Parameter Page 1

This field shall contain the values of bytes 0-511 of the Parameter Page. Byte 512 is the value of byte 0.

The redundant Parameter Page shall be stored in non-volatile media; the target shall not create these bytes by retransmitting the first 512 bytes.

Byte 7680-8191: Redundant Parameter Page 2

This field shall contain the values of bytes 0-511 of the Parameter Page. Byte 1024 is the value of byte 0.

The redundant Parameter Page shall be stored in non-volatile media; the target shall not create these bytes by retransmitting the first 512 bytes.

5.3.10. Read Status Enhanced

Read Status Enhanced function is used to check status of selected LUN and Plane specified by row address setting. Thus, the function requires row address setting steps before reading status value. Table 50 defines status values of each operation and Figure 64 defines Read Status Enhanced behavior and timings.

Table 50 Read Status Enhanced Definition for 78h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of	Pass : "0"	Pass : "0"	Dagamad	Reserved	Daganyad	Busy : "0"	Busy : "0"	Protected : "0"
value	Fail : "1"	Fail : "1"	Reserved	Reserved	Reserved	Ready : "1"	Ready : "1"	Not Protected : "1"
Block Erase	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Page Program	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache	Pass/Fail for the	Pass/Fail for the	Not Use	Not Use	Not Use	Busy/Ready for	Ready/Busy for	Write Protect
Program	current page	previous page	Not Use	Not use Not use	of use Inol use	Flash array	Host	White Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Ready/Busy for Host	Write Protect

NOTE:

- 1) During Block Erase, Page Program, DQ 0 is only valid when DQ6 shows the Ready state.
- During Cache Program operation, DQ 0 is only valid when DQ 5 shows the Ready state, and DQ 1 is only valid when DQ 6 shows the Ready state.



Figure 64. Read Status Timing

5.3.11. Read LUN #0 Status Operation

Read LUN#0 Status provides status value of LUN#0 without address setting. The function retrieves plane0 and plane1 status only. Table 51 defines the status values and Figure 65 defines Read LUN#0 Status behavior and timings.

Table 51 Read LUN#0 Status Definition for F1h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected : "0" Not Protected : "1"
Block Erase	Pass/Fail for LUN#0	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Page Program	Pass/Fail for LUN#0	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache Program	Pass/Fail for LUN#0 current page	Pass/Fail for LUN#0 previous page	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Ready/Busy for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Ready/Busy for Host	Write Protect

NOTE:

- 1) During Block Erase, Page Program, DQ 0 is only valid when DQ6 shows the Ready state.
- During Cache Program operation, DQ 0 and DQ 1 are only valid when DQ 5 shows the Ready state.




Figure 65. Read LUN#0 Status Timing

5.3.12. Read LUN #1 Status Operation

Read LUN#1 Status provides status value of LUN#1 without address setting. The function retrieves plane0 and plane1 status only. Table 51 defines the status values and Figure 65 defines Read LUN#1 Status behavior and timings.

Table 52 Read LUN#1 Status Definition for F2h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of	Pass : "0"	Pass : "0"	Reserved	Reserved	Reserved	Busy : "0"	Busy : "0"	Protected : "0"
value	Fail : "1"	Fail : "1"	110001104	110001100	110001100	Ready: "1"	Ready: "1"	Not Protected: "1"
Block Erase	Pass/Fail for LUN#1	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Page Program	Pass/Fail for LUN#1	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache	Pass/Fail for	Pass/Fail for				Busy/Ready	Ready/Busy	
Program	LUN#1	LUN#1	Not Use	Not Use	Not Use	for	for	Write Protect
Flografii	current page	previous page				Flash array	Host	
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
						Busy/Ready	Ready/Busy	
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	for	for	Write Protect
						Flash array	Host	

NOTE:

- 1) During Block Erase, Page Program, DQ 0 is only valid when DQ6 shows the Ready state.
- 2) During Cache Program operation, DQ 0 and DQ 1 are only valid when DQ 5 shows the Ready state.




Figure 66. Read LUN#1 Status Timing

5.4. Interleaving Operation

When multiple LUNs share a common $\overline{\text{CE}}$, it provides interleaving operation between LUNs.

At first, the host issues an operation command to one of the LSB chips, say (LUN #0). Due to DDP device goes into busy state. During this time, MSB chip (LUN #1) is in ready state. So it can execute the operation command issued by the host.

After the execution of operation by LSB chip (LUN #0), it can execute another operation regardless of MSB chip (LUN #1). Before that the host needs to check the status of LSB chip (LUN #0) by issuing 78h/F1h command. Only when the status of LSB chip (LUN #0) becomes ready status, host can issue another operation command. If LSB chip (LUN #0) is in busy state, the host has to wait for LSB chip (LUN #0) to get into ready state.

Similarly, MSB chip (LUN #1) can execute another operation after the completion of the previous operation. The host can monitor the status of MSB chip (LUN #1) by issuing 78h/F2h command. When MSB chip (LUN #1) goes ready state, host can issue another operation command to MSB chip (LUN #1).

This interleaving operation helps the system improve the system throughput.

NOTE:

1) During interleave operations, the following command input and operations are prohibited.

Command Input: 70h/71h/73h command input.


Operations: Random Cache Read, Multi Page Cache Read, Multi Page Random Cache Read, Cache Program and Multi Page Cache Program, combination of these operations.

R/B

Low

3

5.4.1. Interleaving Page Program






Figure 67. Example Timing with Interleaving Page Program

- **State A:** LUN #0 is executing page program operation and LUN #1 is in ready state. So the host can issue page program command to LUN #1.
- **State B**: Both LUN #0 and LUN #1 are executing page program operation.
- **State C**: Page program on LUN #0 is completed, but page program on LUN #1 is still ongoing. And the system should issue 78h/F1h command to detect the status of LUN #0. If LUN #0 is ready, status DQ6 is "1" and the system can issue another page program command to LUN #0.
- State D: Both of LUN #0 and LUN #1 are ready.

Depending on the above process, the system can operate page program on LUN #0 and LUN #1 alternately.


NOTE

- Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously.
 Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program).
- 2) In the case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command. The sequence for Interleave Page Program Operation is represented as below.

	1 st Program	2 nd Program	3 rd Program
PS	09h	0Dh	-(no command required)

3) 16KB program is required at least.

5.4.2. Interleaving Page Read



State A: LUN #0 is executing page read operation, and LUN #1 is in ready state. So the host can issue page read command to LUN #1.

- **State B**: Both LUN #0 and LUN #1 are executing page read operation.
- **State C**: Page read on LUN #0 is completed and LUN #1 is still executing page read operation. Before the host read the data, the host shall check the Ready/Busy status for LUN0 by 78h/F1h commands. Host can read the data from the LUN0 whose status indicates Ready state.
- **State D**: Page read on LUN#1 is completed. Before the host read the data, the host shall check the Ready/Busy status for LUN1 by 78h/F2h commands. Host can read the data from the LUN1 whose status indicates Ready state.

NOTE:

- 1) 78h/F1h command is required to check the status of LUN #0. 78h/F2h command is required to check the status of LUN
- 2) Before performing the operation, make sure the condition described as Readable Page before completing Programming in 5.2.1.

5.4.3. Interleaving Block Erase




Figure 69. Example Timing with Interleaving Block Erase

State A: LUN #0 is executing block erase operation, and LUN #1 is in ready state. So the host can issue block erase command to LUN #1.

State B: Both LUN #0 and LUN #1 are executing block erase operation.


State C: Block erase on LUN #0 is completed, but block erase on LUN #1 is still operating. And the system should issue 78h/F1h command to detect the status of LUN #0. If LUN

#0 is ready, status DQ6 is "1" and the system can issue another block erase command to LUN #0.

State D: LUN #0 and LUN #1 are ready.

Depending on the above process, the system can operate block erase on LUN #0 and LUN #1 alternately.

5.4.4. Interleaving Multi Page Program






Figure 70. Example Timing with Interleaving Multi Page Program

- **State A:** LUN #0 is executing Multi Page Program operation, and LUN #1 is in ready state. So the host can issue Multi Page Program command to LUN #1.
- **State B**: Both LUN #0 and LUN #1 are executing Multi Page Program operation.
- **State C**: Multi Page Program on LUN #0 is completed and LUN #0 is ready for the next operation. LUN #1 is still executing Multi Page Program operation.
- **State D**: Both LUN #0 and LUN #1 are ready.

According to the above process, the system can operate multi page program on LUN #0 and LUN #1 alternately.

NOTE:

- 1) 78h/F1h command is required to check the status of LUN #0 to issue the next page program command to LUN #0.
- 2) 78h/F2h command is required to check the status of LUN #1 to issue the next page program command to LUN #1.
- 3) Three pages of Lower/Middle/Upper stored in the same WL are programmed simultaneously.

 Three pages data is required when one WL is programmed at each program stage(1st Program/2nd Program/3rd Program).
- 4) In the case of 1st Program (2nd Program), 09h(0Dh) command is needed before the 01/02/03h command. The sequence for Interleave Page Program Operation is represented as below.

	1st Program	2 nd Program	3 rd Program
\mathbf{PS}	09h	0Dh	-(no command required)

5) 16KB program is required at least.

5.4.5. Interleaving Multi Page Read




Figure 71. Example Timing with Interleaving Multi Page Read

- **State A:** LUN #0 is executing Two-plane page read operation, and LUN #1 is in ready state. So the host can issue Two-plane page read command to LUN #1.
- State B: Both LUN #0 and LUN #1 are executing Two-plane page read operation.
- **State C**: Two-plane page read on LUN #0 is completed and LUN #0 is ready for the next operation. LUN #1 is still executing Two-plane page read operation.
- State D: Both LUN #0 and LUN #1 are ready.

NOTE:

78h/F1h command is required to check the Read status of LUN #0.

78h/F2h command is required to check the Read status of LUN #1.

Depending on the above process, the system can operate two-plane page read on LUN #0 and LUN #1 alternately.

5.4.6. Interleaving Multi Block Erase




Figure 72. Example Timing with Interleaving Multi Block Erase

- **State A:** LUN #0 is executing Multi Block Erase operation, and LUN #1 is in ready state. So the host can issue Multi Block Erase command to LUN #1.
- State B: Both LUN #0 and LUN #1 are executing Multi Block Erase operation.
- **State C**: Multi Block Erase on LUN #0 is completed and LUN #0 is ready for the next operation. LUN #1 is still executing Multi Block Erase operation.
- State D: Both LUN #0 and LUN #1 are ready.

According to the above process, the system can operate multi block erase on LUN #0 and LUN #1 alternately.

NOTE:

1) 78h/F1h command is required to check the status of LUN #0 to issue the next block erase command to LUN #0. 78h/F2h command is required to check the status of LUN #1 to issue the next block erase command to LUN #1.

6. APPLICATION NOTES AND COMMENTS

(1) Prohibition of unspecified commands


Input of a command other than those specified in this document is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(2) Restriction of commands while in the Busy state


During the Busy state, do not input any command except 70h, 71h, 73h, 78h, F1h, F2h and FFh.

(3) Acceptable commands after Serial Input command "80h"

Once the Serial Input command "80h" has been input, do not input any command other than the Lower Page Select "01h", Middle Page Select "02h", Upper Page Select "03h", Random Data Input command "85h", Page Program command "1Ah", Multi Page Program command "11h", Cache Program command "15h" or the Reset command "FFh" until Page Program command "10h" is input.




If a command other than "01h", "02h", "03h", "85h", "14h", "11h", "15h" or "FFh" command is input, the Program operation is not performed and the device operation is set to the mode which the input command specifies.



(4) Addressing for program operation


Within a block, the pages must be programmed according to the order specified as Programming Order in 5.2.1 Thus, random page address programming as shown below is prohibited.

Ex.) Random page program (Prohibition)





(5) RY/\overline{BY} : termination for the Ready/Busy pin (RY/\overline{BY})

A pull-up resistor needs to be used for termination because the RY/\overline{BY} buffer consists of an open drain circuit.




This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.





(6) When six address cycles are input

Although the device may read in a sixth address, it is ignored inside the chip.




(7) Several programming cycles on the same page (Partial Page Program)

This device does not support partial page programming.

(8) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



At the time of shipment, the bad block information is marked on each bad block.

Check if the device has any bad blocks after installation into the system. Refer to the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the bit lines by select gates.

Refer to Table 1 for the number of valid blocks over the device lifetime.


- (9) When creating initial invalid block table, the all block erase operation defined in 3.2.2 Host Requirements is needed for 3bit/cell NAND device.(No need for 2bit/cell NAND device.)
- (10) Failure phenomena for Program and Erase operations

The device may fail during Erase, Program or Read operation. The following possible failure modes shall be considered.

FAILURE MODE	DETECTION AND COUNTERMEASURE SEQUENCE	
Erase Failure	Status Read after Erase → Block Replacement	
Programming Failure	Status Read after Program → Block Replacement	
Read Failure	Correctable Bit Error → ECC	
Read Fallule	ECC: Error Correction Code 60 bits or more correction per 1024Bytes is necessary.	

Program

When an error occurs during an Program operation, the block shall be treated as a bad block by creating a table within the system or by using another appropriate scheme. Further the bad block shall not be erased or programed.



Erase

When an error occurs during an Erase operation, the block shall be treated as a bad block by creating a table within the system or by using another appropriate scheme. Further the bad block shall not be erased or programed.

Read

If uncorrectable ECC error occurs, the vendor specified read shall be performed. For the details of the vender specified read, please refer to TOSHIBA's application note.

Others

Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.

(11) If FF reset command is input before completion of write operation to 3rd program, it may cause damage to data not only to the programmed page. It is necsssary to perform programming as below. And before performing the operation, make sure the condition described as Readable Page before completing Programming in 5.2.1. Below table is in the case of programming within Plane.

-	Programming Order		
WL address	$1^{ m st}$ program	2 nd program	3 rd program
0	1	3	6
1	2	5	9
2	4	8	12
3	7	11	15
4	10	14	18
123	367	371	375
124	370	374	378
125	373	377	381
126	376	380	383
127	379	382	384

(12) Reliability Guidance

This reliability guidance is intended to notify some guidance related to using TLC NAND flash with TBD

For detailed reliability data, please refer to TOSHIBA's reliability note.

Although random bit errors may occur during use, it does not necessarily mean that a block is bad.

Generally, a block should be marked as bad when a program status failure or erase status failure is detected. The other failure modes may be recovered by a block erase.

ECC treatment for read data is mandatory due to the following Data Retention and Read Disturb failures.


• Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a status read after either a program or a block erase operation. The cumulative bad block count will increase along with the number of write/erase cycles.

• Data Retention

The data in memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again.

Here is the combined characteristics image of Write/Erase Endurance and Data Retention.



Write/Erase Endurance [Cycles]

• Read Disturb

A read operation may disturb the data in memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again.

(13) Randomizing function

Controller shall employ randomizing function. All the columns within a page and across all pages within a block shall be filled with randomized data at programming. The randomized data for a block shall be differentiated by each programming and erase cycle.

(14) Fill in a blank area in the block

If a blank area in the block occurs after the programming finishes, please fill in a blank area in the block with any data to fill the block. (Dummy data is acceptable.)


(15) Block Programming Guideline

The block to be programmed should be erased just before starting the program not to retain the block being erased state. Otherwise, the number of errors may increase.

Once starting the programming, there should not be un-programmed pages within a block. If the size of the valid data being programmed is below the size of the block, the remainder pages within the block should be filled with the random dummy data.

Otherwise, the number of bit errors may increase.

7. Package Dimensions





8. Revision history

Date	Rev.	Description
2014-04-09	0.1	Initial issue
2014-07-04	0.2	Changed the description of 1.3. Features.
		Changed the assignment of No.22 pin in 2.2.PIN ASSIGNMENT (TOP VIEW).
		Added the line of DQS in Figure 2. Block Diagram (TH58TEG8THL).
		Added the line of DQS in Figure 3. Block Diagram (TH58TEG9THL).
		Added storage temperature and soldering Temperature in Table 4 Absolute
		Maximum Rating.
		Deleted storage temperature and soldering Temperature in Table 5 Operating
		Temperature Condition.
		Deleted the table of Valid Blocks in page 14.
		Added the description of 3.MEMORY ORGANIZATION.
		Added 73h command in Figure 19. Status Read Cycle Timing.
		Added 4.3.1.12. Page Program Operation with Random Data Input.
		Added tCS in Figure 27. Command Latch Cycle Timing.
		Added tCS, tCH and tWC in Figure 28. Address Latch Cycle Timing.
		Added tCH and tCS in Figure 29. Basic Data Input Timing.
		Added tCH, tCS, tIR, tRHOH and tRHZ in Figure 30. Basic Data Output Timing.
		Added tDS and tDH in Figure 31. Read ID Operation Timing.
		Changed tRHOH and tRHZ in Figure 32. Status Read Cycle Timing.
		Editorial improvement in Figure 36. Page Program Operation Timing.
		Changed CE timing in Figure 35. Page Read Operation Timing.
		Added 4.3.2.11. Page Program Operation with Random Data Input.
		Added the note 3) in Table 28 Read/Program/Erase Timing Characteristics.
		Editorial improvement in Figure 42. Page Program Timing.
		Change the note 1) Table 33 Interface change setting data.
		Added tRR in Figure 47. Get Feature Timing.
		Editorial correction in Figure 48. Read ID Timing.
		Added Table 47 Read Status Definition for 73h.
		Changed Figure 59. Example Timing with Multi Page Cache Read (Primary).
		Added the status read in Figure 73. Example Timing with Multi Page Cache
		Program.
		Editorial improvement in Figure 62. Example Timing with Multi Block Erase.
		Editorial correction in Figure 63. Device Identification Table Read Timing.
		Editorial improvement in Figure 67. Example Timing with Interleaving Page
		Program.
		Deleted a note in Figure 67. Example Timing with Interleaving Page Program.
		Deleted a note in Figure 70. Example Timing with Interleaving Multi Page Program.
		Changed (10) Failure phenomena for Program and Erase operations in
		6. APPLICATION NOTES AND COMMENTS.
		Added (15) Block Programming Guideline in 6. APPLICATION NOTES AND
		COMMENTS.

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
 automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
 safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.