

System Bus Architecture — Masters and Slaves

Arbitration: fixed priority CPU > DMA > Accelerator

CPU (default master)

DMA Controller

Tensor Accelerator

System Bus (shared address/data/control lines)

Memory (slave)

VRAM (slave)

I/O (slave)