

Direct-Mapped L1 Cache — Tag Array + Data Array (64 lines × 8 B)

CPU Address → Index → Tag Match

Tag Array

Tag 0

Tag 1

Tag 2

Tag 3

Tag 4

Tag 5



Data Array (64 cache lines)

Line 0: 8 B data

Dirty + Valid

Line 1: 8 B data

Dirty + Valid

Line 2: 8 B data

Dirty + Valid

Line 3: 8 B data

Dirty + Valid