

Memory Hierarchy

CPU Registers
(R0-R3, PC, SP)

4 ternary strings

L1 Cache (I+D)
256B each, direct-mapped

512 bytes total

Main Memory
512 or 10,000 cells

Variable-length ternary

Packed Trit Storage
4 trits per byte

4x density

VRAM Framebuffer
1000-5095 (4096 cells)

64x64 pixels

Native C Backend
libternary.so (ctypes)

Up to 13x speedup