
ALU Team 1



Team:


Het Patel : 202304033Devansh Modi : 202304009Malay Vaghasiya : 202304007

I/O:

Inputs: (A7 - A0), (B7 - B0), CS, SU


• Outputs : (BUS7 - BUS0), C_O


Schematic:



- Input from register A and register B is **hard wired** to the ALU.
- Input from register B and SU is connected to the XOR Gate, and the output of the XOR gate is inserted as 2nd input of the ALU.

Layout:





Functionality:

- A0 A7 and B0 B7 are input pins hard wired to register A and register B, respectively.
- A0 & B0 are <u>LSB</u> and A7 & B7 are <u>MSB</u>.
- Pins (BUS0 BUS7) contain the output of the ALU, which will be connected to the bus.
- **C_O** is the output carry.
- **The SU** pin is used to switch between addition and subtraction. It is also connected to the input carry.
 - **SU = 0**, Addition is performed by the ALU.
 - **SU = 1**, Subtraction is performed by the ALU.
- **CS** is the <u>chip select pin in an active high configuration.</u>
 - o **CS = 1**, Output of ALU will be connected to the bus.
 - o **CS = 0**, Output will be in high impedance state (i.e. ALU will be isolated).

Timings and Delay:

- After performing post-layout simulation, the propagation delay of the ALU was found to be 1.62 ns.
- The maximum current ALU can provide is 535 μA, and it can charge a 50 pf capacitor in
 0.2 μs.