# **UART Registers**

#### **Usecases**

There are cases where you want to dynamically control your FPGA from external interface, in such cases many people uses SPI or I2C controlled registers to configure CSR (Configuration and Status Registers)

This repo contains uart\_reg module which can be used to set configuration registers, currently only manually read/write is possible from external interface, other modules can only read values from this registers. Writing to these registers from internal will be future implementation.

uart\_core is slighly adopted version from libfpga

#### How to Use

It is very simple to import this module into your design, just copy uart\_core.v and uart\_regs.v into your workspace folder, and the use the uart\_regs module from uart\_regs.v file.

### uart\_regs module

```
module uart regs #(
    parameter W_REG = 32
)(
    input wire clk,
    input wire rst_n,
    input wire rx,
    output wire tx,
    input wire [9:0] div_int,
    input wire [3:0] div_frac,
    output wire [W_REG-1:0] Reg1,
    output wire [W_REG-1:0] Reg2,
    output wire [W_REG-1:0] Reg3,
    output wire [W_REG-1:0] Reg4,
    output wire [W_REG-1:0] Reg5,
    output wire [W_REG-1:0] Reg6,
    output wire [W_REG-1:0] Reg7,
    output wire [W_REG-1:0] Reg8
);
```

As defined in module definition, Reg{1..8} are configuration registers which is read by other

modules. tx and rx should be mapped to FPGA pins and clk and rst\_n need to be conneced. div\_frac and div\_int can be set internally to set UART baudrate as per following expression:

baud\_rate = fCLk/(8\*(div\_int + div\_frac/16))

## **Implementation**

uart\_regs needs uart\_core module which is UART state-machine, whenever we have have read/write
request as byte in RX FIFO rx\_irq is asserted which triggers uart\_regs state-machine:

1. If read\_reg is asserted