DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY

B.TECH - IT - Semester - III

SUBJECT: (IT 301) Design of Digital Circuits

Examination: Block Exam Seat No. :

INSTRUCTIONS:

- 1. Figures to the right indicate maximum marks for that question.
- 2. The symbols used carry their usual meanings.
- 3. Assume suitable data, if required & mention them clearly.
- 4. Draw neat sketches wherever necessary.

Q.1	Do as directed.	[12]			
	(a) Represent the Decimal number, 620 in	[2]			
	i) BCD Code ii) Excess-3 Code iii) 2421 Code iv) Binary				
	(b) Find complement of: $F = X(Y'Z' + YZ)$	[2]			
	(c) State T/F with Justification: "The NAND operator is Associative"	[2]			
	(d) Why Flip-Flop is called a single-bit register?	[2]			
	(e) How do the look-ahead carry adder speed up the addition process?	[2]			
	(f) Obtain Gray Code for decimal 12 and decimal 15.	[2]			
Q.2	Q.2 Attempt following questions.				
	(a) Determine the Prime Implicants of the function:	[6]			
	$F(A,B,C,D) = \sum (0,4,6,7,8,9,10,11,15)$				
	(b) Design the sequential Circuit using JK Flip-Flop for given State Stable	[6]			

Dragar	st Stata	Next State			
Present State		X=0		X=1	
A	В	A	В	A	В
0	0	0	0	0	1
0	1	1	0	0	1
1	0	1	0	1	1
1	1	1	1	0	0

Q.3	Attempt following questions					
	(a)	Signal A,B,C,D and D' are available. Using a single 8 x 1 Mux and no other gate	[6]			

(a) Signal A,B,C,D and D' are available. Using a single 8 x 1 Mux and no other gate implement the Boolean function.

 $F=\sum(0,1,3,4,8,9,15)$

(b) Derive PLA program table for full subtractor.

[6]