

DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY

THIRD SESSIONAL

SUBJECT: (IT 403) Microprocessor Architecture Programming & Interfacing

Examination : B.TECH Semester - IV

Seat No.

Date : 28 /03/2018 Day : Wednesday Max. Marks : 36

: 10:00am To 11:15 am Time

2.

SJMP NEXT 3. MOV 00,01 4. MOVX A, @DPTR

INSTRUCTIONS: Figures to the right indicate maximum marks for that question. The symbols used carry their usual meanings. Assume any necessary data but giving proper justifications. Be precise, clear and to the point in answering the questions. Unnecessary elaborations will not fetch more marks. Q.1 Do as directed. [12] (a) Why only 10 registers are available at a time even though 4 banks of 8 registers are available in 8051? [1] (b) 8051 will generate *PSEN signal to access _ memory. [1] (c) Instructions MOV R0,R1((if RS0=0 and RS1=0) and MOV 00,01 will perform the same operation. Say [2] advantage and disadvantage of both the instruction with reason. (d) Explain term "Re-locatable code". Explain how relative addressing can help to write re-locatable code. [2] (e) State the two major differences between microprocessor and microcontroller in terms of [2] 1. its Architecture 2. components required to build the computer systems (f) Write 4 different instructions which will perform the same job of moving a content of memory location 00 [2] to 01(using register addressing and direct addressing). Assume Bank 0 is selected. (g) What is the main difference between Harvard architecture and Van Neumann architecture in terms of [2] memory organization? Q.2 Attempt Any TWO of the following questions. [12] Write a program to transmit 10 bytes using asynchronous mode of 8251. Program 8251 for 8 data bits, [6] no parity, 1 stop bits and baud factor X16. Assume suitable port addresses. State your assumptions very clearly, if any and draw neat flow chart. (b) Write a subroutine to transfer 1 byte data on SOD pin of 8085 asynchronously assuming data is passed in [6] B register of 8085. State your assumptions very clearly, if any and draw neat flow chart. Assume bit delay routine is available and does not destroy any registers. (c) How many interrupts are there in 8051? Name them. Explain the characteristics in terms of maskability, [6] vectoring and priority. Name the SFRs used for these purpose. Q.3 (a) During the execution of Instruction ______, *PSEN will be generated. [1] During the execution of Instruction ______, *RD will be generated. During the execution of Instruction ______, *WR will be generated. (b) [1] , *WR will be generated. (c) [1] Sketch the serial output waveform for the ASCII character "A" when it is transmitted with 1200 baud [2] and even parity asynchronously. Why we require to add wait state? Which signal of 8085 is used to add wait state? Draw the one wait [3] state generator circuit which will add one wait state only for memory address space for 8085. (f) Explain the internal (data and program) memory organization of 8051. [4] Which control signal is to be connected to DIR pin of 74LS245 while buffering the data bus. Q.3 (a) 11) (b) Why system bus is to be buffered? Explain. [1] Which instructions are used to access external program memory? (c) [1]Which instructions are used to access external data memory? (d) [1] Identify addressing modes for following instruction: (e) [2] 1. MOVC A,@DPTR+A

Draw the neat circuit diagram to interface 8Kbytes external data memory whose starting address is [6] 2000H which could be used for both running the program as well as storing the data. Do the absolute decoding.