

DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY B.TECH. SEMESTER V [IT]

SUBJECT: (IT506) ADVANCED MICROPROCESSOR ARCHITECTURE

Exam Date Tim		on : Second Sessional : 01/09/2014	Seat No. Day Max. Marks	:	
		•	Wax. Wars	. 50	
1. 2. 3. 4.	The syn	ONS: to the right indicate maximum in the right indicate maximum in the result of the	nings. ntion them clearly.	1.	
Q.1	State	e true/false and justify.			
	(a)	•		ng address of memory segment with	[2]
	(b)		-	te an exception in PM of 80386.	[2]
	(c)	Parameters are pushed on the written in the function call p		order from the order they are	[2]
	(d)	<u>-</u>		s 16 Kbytes where as page table is	[2]
	(e)	=	ode the VM bit in EI	FLAGS is not directly switched to 1	[2]
	(f)	There is no difference in gate		upt and trap gates. But there is a upt or trap procedure in 80386 PM.	[2]
Q.2	(a)	00000b and IDTR=00000000 gate descriptor from IDT? It interrupt Gate descriptor wh	0000Fh, will it generally the five then modify the mose content is as foll 000Fh E2h 0014h 0000h	00h 4 2	[12 _]
	(b)	mode of 80386 is translated it Assuming PDBR=23455XXX	upt procedure be glober (virtual logical addinto physical address Kh, the Page table ad TE32=67345XXXh.	·	[6]
	(b)	program should be isolated from	em, OS should be prot m each other and they	ected from user program and user should be protected from each other. If to implement the above requirements.	[6]
Q.3	(a)	-		riable in 'C'? Explain which and how this will help to achieve	[2]
	(b)		-	region code in "mutual exclusion"	[2]
	(c)		ne maximum size of t	he memory segment in protected	[2]

	(d)	In protected mode, task can not be recursive. This is the requirement of the Intel.	[2]
		How system software developer can take care of this requirement?	
	(e)	What is the maximum value that should assign to LIMIT in the IDTR? What is the address range of last descriptor in descriptor table defined by IDTR= 0001100001FFh?	[2]
	(f)	To switch the task through interrupt, interrupt type must point to in	[2]
		OR	
Q.3	(a)	Specify from the following, which one is memory segment and which one is not a memory segment in the Intel 80x86 architecture with reason: 1. IDT 2. LDT 3. TSS 4. GDT	[2]
	(b)	Assume that the base address of LDT is 00120000h and GDT base address is 00100000h. If value loaded into the CS register is 1007h, what is the RPL? Is the segment descriptor in the GDT or LDT? What is the starting address of the segment descriptor?	[2]
	(c)	Explain how IOs are protected in protected mode of 80386. Also specify the mechanism which allows ports to be associated only with specific tasks.	[2]
	(d)	Offset part of the far pointer of call/jmp instruction to point CALL GATE Descriptor is ignored. State true/false & justify in detail.	[2]
	(e)	Explain the terms hardware interrupt, software interrupt, Trap and Fault in 80386 protected mode.	[4]