

## DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY

# B.TECH. SEMESTER V [INFORMATION TECHNOLOGY] SUBJECT: ADVANCE MICROPROCESSOR ARCHITECTURE (IT506)

**Examination**: Third Sessional Seat No. : Wednesday **Date** : 11/10/2017 Day Time : 11:30 to 12:45 Max. Marks : 36

### **INSTRUCTIONS**:

- Figures to the right indicate maximum marks for that question.
- The symbols used carry their usual meanings.
- Assume suitable data, if required & mention them clearly.
- Draw neat sketches wherever necessary.
- Calculator is not allowed.

### **Q.1** Do as directed.

- (a) Register scoreboarding and renaming techniques will resolve all types of data [2] dependency between instructions of a program. State True/False. Justify
- (b) What are the major differences between superscalar processor and VLIW [2] processor?
- (c) Differentiate data parallelism with dynamic assignment and data parallelism with [2] quasi-dynamic scheduling.
- (d) What is delay slot? How it improves the delay due to control hazard? [2]
- (e) The size of BTB memory is niether very small nor very large. Justify [2]

[2]

(f) The average number of instructions a thread executes before it suspends is 15, the delay when a thread suspends and switches to another one is 3 cycles and the average number of cycles it waits before it gets the resource it needs is 35. What is the number of threads the processor should support to hide the latency? What is the processor efficiency? (Assume 5 stage pipelining of SMAC2P)

### **Q.2** Attempt Any Two from the following questions.

[12] A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions?

Instruction Meaning of instruction

I0 :MUL R2 ,R0 ,R1 R2  $\leftarrow$  R0 \*R1 I1 :DIV R5 ,R3 ,R4 R5  $\leftarrow$  R3 /R4 I2 : ADD R2 ,R5 ,R2 R2  $\leftarrow$  R5 + R2 I3 :SUB R5 ,R2 ,R6 R5  $\leftarrow$  R2 - R6

- **(b) (1)** Explain how branch instructions delay pipeline execution. If a program has 18% [4] conditional branch instructions and 4% unconditional branch instructions and if 7% of conditional branches are taken branches, calculate the loss in speedup in SMAC2P.
  - (2) Explain the terms Pipeline stall and pipeline locking with the help of space-time [2] diagram.
- (c) What is Multithreading? Briefly explain types of multithreaded processors. [6]
- **Q.3** (1) In the pipeline mode of processing we assumed that there is no communication [3] delay between stages of the pipeline. If there is a delay of y between pipeline stages derive a speed up formula. What condition should y satisfy to ensure a speedup of at least **0.8k** where k is the no. of stages in the pipeline?
  - (2) Following are the sequence of instructions:

	Instruction	Meaning of Instruction	
I1	ADD R1,R5,R1	R1=R5+R1	
I2	MUL R1,R2,R3	R1=R2*R3	[3]
I3	SUB R2,R6,R2	R2=R6-R2	
<b>I</b> 4	DIV R5,R1,R5	R5=R1/R5	
<b>I</b> 5	ADD R2,1,R1	R2=R1+1	
$\alpha_1$	10 11 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

Classify all the data dependency present between above instructions and justify.

**[6]** 


OR

Q.3 (a) For the given sequence of instruction develop superscalar pipeline execution [6] diagram (Assume two floating point and two integer execution unit).

Instruction	Number of cycle needed	Arithmetic unit needed		
R2←R2 * R6	2	Floating point		
R3←R2+R1	1	Integer		
R1←R6+8	1	Integer		
R8←R2 – R9	1	Integer		
R5←R4/R8	2	Floating point		
R6←R2+4	1	Integer		
R2←R1+2	1	Integer		
R10←R9*R8	2	Floating point		

Reschedule instructions (If possible) to reduce the no of cycles needed to execute given set of instructions. Show the appropriate execution diagram.

(b) A Task graph with various tasks timing is given in Figure below. Assuming that 4 [6] processors are available assign tasks to processors.



T1	T2	Т3	T4	T5	T6	Т7	Т8	Т9	T10	T11	T12	T13
3	4	5	4	6	7	6	5	6	8	9	10	9