

DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY

BLOCK EXAMINATION

SUBJECT CODE: (IT506) SUBJECT NAME: Advanced Microprocessor Architecture

Examination : B.TECH - Semester - V Seat No.

Date : 15/10/2015 Day : Thursday

: 36 Time : 11 to 12.15 Max. Marks

INSTRUCTIONS:

- Figures to the right indicate maximum marks for that question.
- The symbols used carry their usual meanings. 2.
- 3. Assume suitable data, if required & mention them clearly.
- Draw neat sketches wherever necessary.

0.1 State true/false and justify your answer (no marks without justification).

- If string related instructions are not used in the program, 8086 will never access ES automatically. 02. If you load the selector of a code segment which is 'marked' as readable into DS segment register, there 02 (b)
- will be an exception.
- Even though 8086 has 1 Mbytes of physical memory, it can access only 64 kbytes memory at a time. 02 (c)
- (d) Two different logical addresses can point to the same physical address in 8086.
- An instruction MOV CS:[1234], AX will generate an exception in PM of 80386. 02 02
- What is delay slot? How it improves the delay due to control hazard?

Q.2 Answer Any Two

The 8086 system requires following memory map:

EPROM -80000H TO 80FFFH

EPROM device available is of size 2 Kbytes. Use 3625 bipolar PROM as decoder to map above devices using absolute decoding. Write down the truth table and draw the complete circuit diagram. State your assumptions, if any, very clearly.

- In the examination paper there are 4 questions and each will take on average 5 minutes to correct. 1000 candidates write examination. 4 teachers are employed to correct paper using pipeline mode. Every question is not answered by all candidates. 10% of candidates do not answer question 1, 15% question 2, 5% question 3, 25% question 4.
 - How much time is taken to complete grading? i)
 - What is the efficiency of pipeline processing?
 - iii) If data parallel method is used how much time will be taken to complete the grading?
- Q.3 (a) The size of IVT and IDT tables are same. State T/F and justify (show your calculation also)
 - (b) State the addressing mode for the following instructions: 04

02

06

06

02

- (i) Mov ax,[1234] (ii) mov ax,[bx] (iii) mov ax,[bx+si] (iv) mov ax,[bx+1234]
- (c) Draw the pipeline execution diagram for the following instructions of hypothetical processor SMAC2P: 06

MUL R1, R2, R3

ADD R2, R3, R4

INC R4

SUB R6, R3, R7

Find out the delay in pipeline execution due to data dependency of the above instructions. State your assumptions clearly if any.