# DHARMSINH DESAI UNIVERSITY, NADIAD

#### FACULTY OF TECHNOLOGY

## B.TECH - IT - Semester - III SUBJECT: (IT 301) Design of Digital Circuits

Examination: Block Exam Seat No. :

## **INSTRUCTIONS:**

- 1. Figures to the right indicate maximum marks for that question.
- 2. The symbols used carry their usual meanings.
- 3. Assume suitable data, if required & mention them clearly.
- 4. Draw neat sketches wherever necessary.

[12]
[2]
[2]
[2]
[2]
[2]
[2]
[12]
[6]
ole [6]

Present State		Next State			
		X=0		X=1	
A	В	A	В	A	В
0	0	0	0	0	1
0	1	1	0	0	1
1	0	1	0	1	1
1	1	1	1	0	0

**(b)** Design a serial adder using sequential logic procedure.

OR

**(b)** Simplify  $F(A,B,C,D) = \sum (0,1,2,8,10,11,14,15)$  using Tabulation Method

<b>Q.3</b>	Attempt following questions	[12]
	(a) Design and implement SOP that will generate an odd parity bit for a 4-bit input.	[6]

OR

## Q.3 Attempt following questions

(a) Signal A,B,C,D and D' are available. Using a single 8 x 1 Mux and no other gate implement the Boolean function.

 $F=\sum (0,1,3,4,8,9,15)$ 

**(b)** Derive PLA program table for full subtractor.

[6]

**[6]** 

**[6]** 

[12]

[6]