

DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY

BLOCK EXAMINATION

SUBJECT CODE: (IT506) SUBJECT NAME: Advanced Microprocessor Architecture

Examination

: B.TECH - Semester - V

Seat No.

Day

: 36

Date Time : 27/10/2012 : 1.15 hr

Max. Marks

INSTRUCTIONS:

- Figures to the right indicate maximum marks for that question. 1.
- The symbols used carry their usual meanings. 2.
- Assume suitable data, if required & mention them clearly. 3.
- Draw neat sketches wherever necessary. 4.
- State true/false and justify your answer (no marks without justification). 0.1
 - (a) If string related instructions are not used in the program, 8086 will never access ES automatically. 02 02 (b) In protected mode of 80386, code segments are always write protected. 02
 - (c) Even though 8086 has 1 Mbytes of physical memory, it can access only 64 kbytes memory at a time.
 - 02 (d) Two different logical addresses can point to the same physical address in 8986. 02
 - (e) An instruction MOV CS:[1234],AX will generate an exception in PM of 80386. 02

06

06

02

- (f) What is delay slot? How it improves the delay due to control hazard?
- Q.2 Answer more the following questions

(a) The 8086 system requires following memory map: 80000H TO 80FFFH **EPROM** EPROM device available is of size 2 Kbytes. Use 3625 bipolar PROM as decoder to map above devices using absolute decoding. Write down the truth table and draw the complete circuit

diagram. State your assumptions, if any, very clearly. (b) In the examination paper there are 4 questions and each will take on average 5 minutes to correct.

1000 candidates write examination. 4 teachers are employed to correct paper using pipeline mode. Every question is not answered by all candidates. 10% of candidates do not answer question 1, 15% question 2, 5% question 3, 25% question 4.

- How much time is taken to complete grading? n
- What is the efficiency of pipeline processing? (ii
- iii) If data parallel method is used how much time will be taken to complete the grading?
- (a) The size of IVT and IDT tables are same. State T/F and justify (show your calculation also) Q.3
 - 04 (b) State the addressing mode for the following instructions: 06
 - (i) Mov ax,[1234] (ii) mov ax,[bx] (iii) mov ax,[bx+si] (iv) mov ax,[bx+1234] Draw the pipeline execution diagram for the following instructions of hypothetical processor SMAC2P:

MUL R1, R2, R3 ADD R2, R3, R4

INC R4

SUB R6, R3, R7

Find out the delay in pipeline execution due to data dependency of the above instructions. State your assumptions clearly if any.



DHARMSINH DESAI UNIVERSITY, NADIAD

FACULTY OF TECHNOLOGY

B.TECH - Semester -- V (CE/IT)
SUBJECT: DESIGN AND ANALYSIS OF ALGORITHMS

Examinati

: Session Black

Seat No.

D.

Date

: 27/69/2012

Day

: Saturday

: 36

Time

: 12,00 50 1.15

Max. Marks

INSTRUCTIONS:

- 1. Figures to the right indicate maximum marks for that question.
- 2. The symbols used carry their usual meanings.
- 3. Assume suitable data, if required & mention them clearly.
- 4. Draw neat sketches wherever necessary.

Q.1 Do as Directed

[12]

- a. Give an example where choice of data structure affects algorithm
- b. For which value of n, n-queen problem has no solution?
- c. Define principle of Optimality.
- d. Compare BruteForce, BackTracking and Branch and Bound techniques of combinatorial optimization
- e. Find the Time Complexity of Code fragment, given below.

f. Explain following graph search methods in brief.

1. BFS

2. DFS

3. D-Search 4. B

4. Best First Search

Q.2 Answer the following

[12]

- a. Write Kruskal's algorithm for finding MST and explain it.
- b. Solve following 0/1 Knapsack problem using branch and bound method.

Where Capacity of knapsack is 20.

Item	Weight	Profit
Α	10	10
В	8	40
С	12	30

OR

Q.2 Answer the following

[12]

- a. Write Dijkstra's algorithm to find single source shortest path and explain it.
- b. Solve the following instance of 15-puzzle problem using Branch & bound. Explain your solution in depth.

-			
1	3	4	15
2		5	12
7	6	11	14
8	9	10	13

7	2	3	4
5	6	7	8
9	10	11	12
13	14	15	

i) An initial arrangement

Goal arrangemen

Q.3 Answer the following

[12]

- a. Are the two sets $A=\{1,2,3\}$ and $B=\{2,1,3\}$ equal? Write suitable algorithm and find complexity of an algorithm
- b. Write a Partition algorithm of Quick Sort.

OR

Q.3 Answer the following

[12]

- a. Find the Longest Common Subsequence of the two sequences: <1.0.0.1.0,1.0,1> and <0.1.0,1,1,0,1,1,0>
- b. Write an algorithm for 0/1 knapsack problem using Dynamic programming

DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY

B.TECH. SEMESTER V [IT]

SUBJECT: (IT-505) COMPUTER & COMMUNICATION NETWORK

Time	: 11:00 to 12:15 Max. Marks : 36	
1. F 2. T 3. A	EUCTIONS: igures to the right indicate maximum marks for that question. the symbols used carry their usual meanings. assume suitable data, if required & mention them clearly. Traw neat sketches wherever necessary.	
Q.1 (a) (b) (c) (d)	Do as directed. Differentiate: Subnetting and supernetting. If client and server are communicating using TCP protocol and the TCP segment contains only ACK then what is the size of packet for this segment at network layer? Define: (a) Authentication. (b) Confidentiality. Match the following (a)127.0.0.5 (p)Broadcast address	[12] [2] [2] [2] [2]
(e) (f) (g)	(b) 255.255.255.255 (q)Host address (c) 192.168.36.0 (r)Network Address (d)192.168.36.18 (s)Loop Back Address Is there any drawback of using piggybacking? What is optimality principle? Unit exchange at Datalink layer is called	[2] [1] [1]
Q.2	Attempt the following questions. (I) What is silly window syndrome problem explain with diagram? (II) Which problem you face to establish a bridge between 802.x to 802.y? (III) Differentiate: Virtual Circuit subnet and Datagram subnet. (IV) Give limitations of SMTP.	[12] [3] [3] [3]
Q.3	Attempt the following questions. (I) Consider a message D, presented by the following polynomial $x19 + x17 + x16 + x13 + x12 + x11 + x9 + x5 + x2 + 1$ Calculate the CRC code R for that message using a "generator-polynomial" $x7 + x5 + x4 + x3 + x2 + 1$. Represent in binary code the message to be sent (D and R) (II) Explain IEEE 802.4 standard.	[12] [6]
	(III) What is the subnetwork address for a host with IP address 165.100.5.68/28?	[4] [2]



DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY B.TECH. SEMESTER V [IT]

SUBJECT: DISCRETE MATHEMATICS

Block Exam (For Regular students)

Exa	minati	on :Block Exam	Seat No.	:	
Dat	e	: 30/10/2012	Day	: Tuesday	
Tim	ie	: 11.60 to 12.45	Max. Marks	: 36	
INS	TRUCTI				· · · · · · · · · · · · · · · · · · ·
1.		to the right indicate maximum			
2. 3.		nbols used carry their usual mea			
3. 4.		e suitable data, if required & me eat sketches wherever necessary		•	
Q.1		s directed.	•		
•		Let (A, \leq) be distributive La for some a, then $x = y$	ttice. Show that if $a \wedge x =$	$a \wedge y$ and $a \vee x = a \vee y$	[2]
	(b)	If $A = \{a, b, c, d, e, f\}$, R_1 are	nd R ₂ are equivalent rela	tions of A. $R_1 = \{\{a, b\}, \{c, d\}, \{e, f\}\}$	}}, [2]
	(c)	$R_2 = \{\{a, b, c\}, \{d\}, \{e, f\}\}\$ What is the general form			[2]
		$a_r - 2a_{r-1} + a_{r-2} =$	7		
	(d)	In how many ways can the le if the two P's must be separa	etters in the words MISS	ISSIPPI be arranged,	[2]
	(e)	Find a deterministic finite start Sequences that end with the	ite machine that recogniz	es the set of all binary	[2]
	(f)	Write grammar that specifies		′i≥1, j ≥1}	[2]
Q.2					
•	(a) 1 (b) (c)	Prove that every circuit has an Prove that lower bound of th among n numbers is proporti Prove that ker(f) is a normal	e time complexity of the onal to n-!	n common with every cut set. problem of finding largest	[12]
Q.3		Let a*H and b*H be two cost disjoint or they are Identical.			[4]
	(b)	Design a finite state machin	ne with $\{0,1\}$ as both in eginning with the third 1	ts input and output alphabet such the in any block of three or more 1s in the	at [4] he
	(c) S	State and prove Euler's condit	ion for the planar graph.		[4]



DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY **B.TECH. SEMESTER V [IT]**

SUBJECT: (IT502) DATABASE MANAGEMENT SYSTEM

: Block Exam(Repeater) : 30/10/2012 Seat No. **Examination** : Tuesday

Time	: 3.00 to 4.15 Max. Marks : 36	
1. 2. 3.	RUCTIONS: Figures to the right indicate maximum marks for that question. The symbols used carry their usual meanings. Assume suitable data, if required & mention them clearly. Draw neat sketches wherever necessary.	
Q.1	Do as directed. (a) Difference between E-R diagram and schema diagram. (b) Define multivalued dependency and 4NF. (c) What are the advantages of having an index structure? (d) Two deadlock prevention techniques that use timestamps are and (e) What do you mean by a recovery system? Why do we need it? (f) "Each site requires a transaction manager." Justify this statement as true or false.	[12] [2] [2] [2] [2] [2]
Q.2	Attempt any two from the following. (a) What is the purpose of assertions and triggers? Explain with appropriate example. (b) Explain the shadow paging as the recovery system with diagrams. (c) Draw an E-R diagram for Online Airlines Reservation. (Min. 4 Entity Sets)	[12] [6] [6] [6]
Q.3	(a) Explain Graph based protocol with example. (b) Explain the concept of Conflict Serializability. Is below schedule is Conflict Serializable? T1 T2 Read(A) Write(A) Read(B) Write(B) Read(B) Write(B) Read(A) Write(A)	[6] [6]
Q.3	(b) Explain the constraints on generalization. (c) Give the name of two Doodlook for G	[6] [4] [2]