ADVANCED COMPUTER ARCHITECTURE ASSIGNMENT 2

RAHUL PARMANI 2019H1030021G D MOHIT VARSHA 2019H1030026G NSV RAM PRATHAP 2019H1030559G


Q1. 32-bit Booth Multiplier


Working:


Circuit takes 4 inputs (multiplier, multiplicand, clock, start)
Circuit gives 1 output (result_product)

Variable **start** when set to 1 implies that all the necessary temporary registers will be initialized. Assuming 30ns time is taken for initialization. Then **start** variable is set to 0. Now the actual computation starts. Since the inputs are 32 bit numbers, booth multiplication takes 32 iterations to compute the result. Assuming a clock period of 10ns we need at least 320ns to compute the result. After total time of (30ns for initialization + 320ns of computation) around 350ns the final result will be out and will be stable. The final result is shown by the variable **ab**, also upon zooming in partial result at each iteration can also be observed. Following the result the second test case is given.

Since Xilinx has default simulation limit of 1000ns, a limited number of test cases are given, however other test cases case be checked by simply uncommenting and re commenting the cases in test bench. Code was tested with a combination of signed numbers both positive and negative. While verifying the outputs kindly change the radix to Signed Decimal







STATE TABLE

Concatenated value of {1st bit of Q, Q0}	Operation to be performed
00	Arithmetic Right Shift of {A,1st bit of Q, Q ₀ }
01	A=A+M
10	A=A-M
11	Arithmetic Right Shift of {A,1st bit of Q, Q ₀ }


Q2. <u>32-bit Non Restoring Divider</u>


Working:

Circuit takes 4 inputs (divisor, divident, clock, init) Circuit gives 2 outputs (remainder, quotient)

In the test bench, the test cases have one of the Variable **init** which when set to 1 implies that all the necessary temporary registers will be initialized. Assuming 20ns time is taken for initialization. Then **init** variable is set to 0. Now the actual computation starts. Since the inputs are 32 bit numbers, non-restoring divider takes 32 iterations to compute the result. Assuming a clock period of 10ns we need at least 320ns to compute the result. After total time of (20ns for initialization + 320ns of computation) around 340ns the final results (quotient and remainder) will be out and will be stable. Following this second test case can be given.

However the output (rem and quo) only display the final result only when available, until then they stay as X. In order to observe the intermediate results of the computation kindly drag the registers A and Q under uut of the simulation window. Here the assumption is unsigned integers, therefore no need make any changes to radix, assuming default radix is unsigned decimal.






Q3. QTSpim program for Reading Integers and printing sum


Q4. QTSpim program to print sum of largest of 2 integers for given 3 integers

```
Enter the three numbers: 14
13
12
The sum of the larger two numbers is: 27.
```

Q5. QTSpim program to print names of digits of a given number




Q6. MIPS assembly language program to compute and print the first 20 prime numbers



Q7. MIPS Single Cycle Processor

Working:




Important Note:

Once the project is created with the help of **singlecycle.v** file it is necessary to have the **memfile.dat** along with the singlecycle.v file in the **same directory** as the project. Otherwise this may lead to errors or failure in execution.

Also for verifying the **addresses** it is necessary to add the program counter **PC** to the simulation by dragging it from the **dut** part of the simulation window. It is important to observe that the values for program counter need to be in **Hexadecimal**, hence kindly change PC radix to hexadecimal and all other radix are signed decimal. Other this may lead to confusing outputs.


Simulation screen shots only include the last 150 to 200 ns as space is insufficient for whole simulation to be captured at one go.

								160.932 ns		
Name	Value		140 ns	145 ns	150 ns	155 ns	160	ns	165 ns	170 ns
▶ 🌃 writedata[31:0]	0	5				;		(7
▶ 🌃 dataadr[31:0]	0	7		8	0		C	(84
lo memwrite	0									
ी clk	1									
ी reset	0									
pc[31:0]	0000003c	00000	0000	0034	0000	0038	C	0000	003c	00000044



Q8. MIPS Multi Cycle Processor

Working:



Important Note:

Once the project is created with the help of **multicycle.v** file it is necessary to have the **memfile.dat** (// memfile.dat is same for both single cycle and multi cycle programs) along with the multicycle.v file in the **same directory** as the project. Otherwise this may lead to errors or failure in execution.

Also for verifying the **addresses** it is necessary to add the program counter **PC** to the simulation by dragging it from the **dut/mips/dp/pc** part of the simulation window. It is important to observe that the values for program counter need to be in **Hexadecimal**, hence kindly change PC radix to hexadecimal and all other radix are signed decimal. Other this may lead to confusing outputs.

Simulation screen shots only include the last 150 to 200 ns as space is insufficient for whole simulation to be captured at one go.

