


(8.1) Registers & Shift Registers.

Registers

- ⇒ Flip Flop can store only one bit of data '0' or '1', it is referred as single bit Registers.
- ⇒ When no. of more bits of data are to be stored, No. of FFs are required.
- ⇒ Register is a set of FF used to store binary data.
- ⇒ An n-bit Register has a group of ' n ' Flip Flop & n-bit storage capacity.
- ⇒ Data is in serial form & parallel form.
- ⇒ Data in serial form entered one bit at a time.

⇒ $\boxed{1} \boxed{0} \boxed{1} \boxed{1}$ } serial form.

- ⇒ Data in parallel form entered no. of bit at a time. Suppose 4-bit data so 4-bit data entered at a time




Shift Register


- ⇒ Shift Registers are a type of logic circuit used for the storage & transfer of digital data.
- ⇒ Register capable of shifting binary data either to the right or to the left is called shift Register.
- ⇒ Shift Register consists of chain of FF connected in cascade, with output of one FF connected to I/P of next FF.
- ⇒ All FF receives a common clock pulse which causes the shift from one stage to the next.

Types of Shift Register:


(1) serial-in serial out (SISO) - shift Right




(2) serial-in serial out (SISO) - shift Left




(3) serial in parallel out (SIPO).




(4) Parallel in parallel out (PIPO)




(5) parallel in serial out (PISO)




(6) Rotate Right shift Register (RRS)



(7) Rotate Left shift Register (RLS)



(8) Bidirectional shift Register (BDS)




(9) Universal shift Register (US)

perform four operation \rightarrow No change
 \rightarrow Parallel load.
 \rightarrow shift Left
 \rightarrow shift Right

(8.2) Design of shift Register (D FFs)

(8.2.1) serial In serial out (SISO) shift Registers

Ex: Design 4-bit SISO using D-FF. (shift Right)



Operation: serial Data iIP \rightarrow 1011 (4-bit data)

initially No clock, OIP of each FFs

$$Q_1 = 0, Q_2 = 0, Q_3 = 0, Q_4 = 0.$$

1st clock, OIP of each FFs

$$Q_1 = 1, Q_2 = 0, Q_3 = 0, Q_4 = 0.$$

2nd clock, OIP of each FFs.

$$Q_1 = 0, Q_2 = 1, Q_3 = 0, Q_4 = 0.$$

3rd clock, OIP of each FFs.

$$Q_1 = 1, Q_2 = 0, Q_3 = 1, Q_4 = 0.$$

4th clock, OIP of each FFs


$$Q_1 = 1, Q_2 = 1, Q_3 = 0, Q_4 = 1.$$

Operation Table

AFTER clock pulse	serial iIP	Q_1	Q_2	Q_3	Q_4
0	1	0	0	0	0
1	0	1	0	0	0
2	1	0	1	0	0
3	1	1	0	1	0
4	1	1	1	0	1

Ex:2 Design 4-bit SISO using JK FF. (Shift Right) SDP


Ans! Required FF is D FF so convert JK to D FF.



Operation & operation Table

⇒ same as Example-1.

Ex:3 Design 4-bit SISO using D FF (Shift Left)




Operation & operation Table.

⇒ Do yourself by the help of Example-1.

(8.2.2) serial in-parallel out (SIPO) shift Register

Ex:1 Design 4-bit SIPO using D-FF.




operation & operation Table.

→ Do yourself.

(8.2.3) Parallel-In Parallel-Out (PIPO) Shift Reg. SPP

Ex:1 Design parallel-in parallel-out 4-bit shift Reg. using D-FF.



CLK.

Operation & Operation Table.

initially No clock. \rightarrow OIP of each FF is

$$Q_1 = 0, Q_2 = 0, Q_3 = 0, Q_4 = 0.$$

Data I/P. \Rightarrow ABCD = 1011

After 1st clock pulse \rightarrow OIP of each FF is

$$Q_1 = 1, Q_2 = 0, Q_3 = 1, Q_4 = 1.$$

CLK	Q ₁	Q ₂	Q ₃	Q ₄
0	0	0	0	0
1	1	0	1	1

(8.2.4) Parallel in serial out (PISO) shift Reg


Ex:1 Design parallel in serial out shift Reg. using D-FF.

Ans! here need to perform two operation.

First load the parallel data.

Second transfer the serial data.

\Rightarrow For this we need to use control signal that perform two different operation when I/P is 0 or 1.



CIK.

Operation

⇒ 4 bit parallel data i/p \Rightarrow A, B, C, D.

⇒ First need to load the parallel data, so
make shift/load pin = 0 (Red Mask)

gate G₄, G₅, G₆ are inactive.

gate G₁, G₂, G₃ are active, so load.

parallel data from A, B, C, D.


⇒ make shift/load pin = 1 (Blue Mask).

gate G₁, G₂, G₃ are inactive.

gate G₄, G₅, G₆ are active, so data xfer
from Left to Right & out at Q₄ terminal.

(8.2.5) Rotate Right shift Registers.


Ex:1 Design 4-bit Rotate Right shift Registers using D-FF.



Operation! Do yourself.

(8.2.6) Rotate Left shift Registers

Ex:2 Design 4-bit Rotate Left shift Registers using D-FF.



operation! Do yourself

(8.2.7) Bidirectional shift Registers.


⇒ It perform two operations → shift Right
→ shift Left.

⇒ control signal Right/Left used to control the Shift Right & Shift Left operation.

⇒ Right/Left = 0 (Low) ⇒ Data shift left
= 1 (High) ⇒ Data shift Right.

Ex-1 Design A-bit Bidirectional shift Register using D-FF.

Ans!



Operation:

$\Rightarrow \text{Right/Left} = 0 \text{ (Low)}$,

gate G_1, G_2, G_3 & G_4 are Inactive \Rightarrow No Right shift
gate G_5, G_6, G_7, G_8 are active so data take
from G_8 gate & x for Left to FF_4 to FF_1
& data out at Q_1 .

$\Rightarrow \text{Right/Left} = 1 \text{ (High)}$,

gate G_5, G_6, G_7, G_8 are Inactive \Rightarrow No left shift
gate G_1, G_2, G_3 & G_4 are active. So data take
from G_1 gate & x for Right FF_1 to FF_4 .
& data out at Q_4 .

(8.2.8) Universal shift Registers


SPP

- ⇒ universal shift Registers perform 4 different operation like Shift Right, Shift Left, Parallel in parallel out & No change.
- ⇒ mode control signal required to perform 4 different operation.
- ⇒ It is easy to control 4 diff. operation with the help of 4x1 mux that have two select line so that have 4 different combination with the 4-different operations.

Ex:1 Design 4-bit universal shift Register using D-FF.

Ans: here we will use 4x1 mux for the four different operations.

Mode control		Operation
S_1	S_0	
0	0	No change
0	1	Shift Right
1	0	Shift Left
1	1	Parallel Load



(8.3) Counter

- ⇒ The digital CKT used for counting pulses is known as counter.
- ⇒ It is a sequential CKT.
- ⇒ It is group of FF with a clock signal applied.

④ Types of counter

counter

Asynchronous/
Ripple/serial
Counter

Synchronous/
Ring/Johnson
Counter.

⑤ Difference betⁿ Asynchronous & Synchronous Counter

Asynchronous counter

(1) the external CLK signal is applied to first FF & then QP of FF is connected to clock of next Flip Flop.

(2) clock is not simultaneously.

(3) circuit is simple for the no. of state increased.

(4) speed is slow as clock is not simultaneous.

Synchronous counter

(1) The external clock is applied to all FF parallelly.


(2) clock is simultaneously.

(3) circuit become complicated as no. of state is increased.

(4) speed is fast as CLK signal is applied parallel to all FF.

SOP

⇒ Synchronous & Asynchronous counters classified as.



④ useful Term in counter:

(1) state of counter:

⇒ each of the counts of the counter is called as state of counter.

⇒ $\#$ N-bit counter $\Rightarrow 2^N$ states.

i.e. 2 bit counter $\Rightarrow 2^2 = 4$ states.

for up counter $\Rightarrow 0, 1, 2, 3$

for down counter $\Rightarrow 3, 2, 1, 0$.

(2) Modulus | Mod | divide by counter:

⇒ The No. of states through which the counter passes before returning to starting state is called 'Modulus' of counter.

⇒ Mod of counter = No. of states

⇒ divide by counter = No. of states.

In general:

⇒ N-bit counter $\Rightarrow 2^N$ states

\Rightarrow Mod- 2^N counter

= divide by 2^N counter.

Ex. 3-bit counter $= 2^3 = 8$ states (0 to 7)

$=$ Mod-8 counter

$=$ divide by 8 counter.

Maximum count = $2^N - 1$

for 3 bit = $2^3 - 1 = 8 - 1 = 7$ (0 to 7)

(8.3.1) Design of Asynchronous counter ($T \Delta$ JK FF only)


* Steps to design Asynchronous counter

- (1) state diagram
- (2) state table (PS & NS)
- (3) clock conditions.
- (4) Logic diagram / CKT diagram
- (5) wavetform. (output)

Ex:1 Design 2-bit up Asynchronous counter using +ve edge triggered CLK & T FF.

Ans:

Step:1 State diagram.



Step:2 State Table.


CLK.	PS		NS	
	Q_1	Q_0	Q_1^\star	Q_0^\star
\uparrow	0	0	0	1
\uparrow	0	1	1	0
\uparrow	1	0	1	1
\uparrow	1	1	0	0

Step:3 Clock condition

Triggering	up	down
+ve	\bar{Q}	Q
-ve	Q	\bar{Q}


⇒ here In this example, +ve edge trigger CLK & up counting sequence so CLK of the next FF is taken from \bar{Q} .

Step:4 logic diagram.




Step:5 draw output waveform. (from PS table)

⇒ Here CLK is taken from \bar{Q} so need to draw waveform of Q & \bar{Q} .



Ex:2 Design 2-bit down Asynchronous counter using -ve edge trigger CLK & JK FF.

Step:1 state diagram.





Step-2 state table.

CLK.	PS		NS	
	Q_2	Q_1	Q_2^*	Q_1^*
↓	1	1	1	0
↓	1	0	0	1
↓	0	1	0	0
↓	0	0	1	1

Step-3 clock conditions.


triggering	up.	down.
+ve	\bar{Q}	Q
-ve	Q	\bar{Q}

here in this example, -ve edge triggers CLK & down counter so CLK at the next FF is taken from Q .

Step-4 Logic diagram.Step-5 Waveform.

Ex:3 Design 3-bit Asynchronous down counter using +ve edge triggered CLK & T FF.

Step:1 state diagram.



Step:2 state table


CLK	PS			NS		
	Q_3	Q_2	Q_1	Q_3^+	Q_2^+	Q_1^+
↑	1	1	1	1	1	0
↑	1	1	0	1	0	1
↑	1	0	1	1	0	0
↑	1	0	0	0	1	1
↑	0	1	1	0	1	0
↑	0	1	0	0	0	1
↑	0	0	1	0	0	0
↑	0	0	0	1	1	1


Step:3 clock condition

Triggering	up	down
+ve	\bar{Q}	Q
-ve	Q	\bar{Q}

here, +ve edge trigger & down counter so.
clk of the Next FF is taken from Q .


Step:4 logic diagram





Ex:4 Design a 3-bit up ASynchronous counter using -ve edge triggers & JK FF.

Step:1 State diagram.



Step:2 State table.


clk	PS			NS		
	Q ₃	Q ₂	Q ₁	Q ₃ [*]	Q ₂ [*]	Q ₁ [*]
↓	0	0	0	0	0	1
↓	0	0	1	0	1	0
↓	0	1	0	0	1	1
↓	0	1	1	1	0	0
↓	1	0	0	1	0	1
↓	1	0	1	1	1	0
↓	1	1	0	1	1	1
↓	1	1	1	0	0	0

Step:3 clock condition


Triggering	up	down
+ve	\bar{Q}	Q
-ve	Q	\bar{Q}

here, -ve edge triggered & up counter so cik of next FF is taken from Q .

Step:4 Logic diagram.




Step:5 Wavetosm.




Ex:5 Design 2-bit up/down Asynchronous counter ^{SDP}

using -ve edge triggering CLK & T FF.

⇒ Need to Find the combinational CKT used
betn O/P of FF & clock of the next FF.



Step:1 state diagram.



Step:2 state table.

CLK	PS $Q_2 Q_1$	NS $Q'_2 Q'_1$
↓	0 0	0 1
↓	0 1	1 0
↓	1 0	1 1
↓	1 1	0 0
↓	1 1	1 0
↓	1 0	0 1
↓	0 1	0 0
↓	0 0	1 1

up

down

Step:3 Clock condition.

Triggering	up	down
+ve	\bar{Q}	Q
-ve	Q	\bar{Q}

here -ve edge triggering CLK & for the up seq. take clock from Q & for the down seq. take clock from \bar{Q} .

Design table for clock.

M	Q	\bar{Q}	$Y(\text{CLK})$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


$M=0 \Rightarrow$ up counting
CLK take from Q .


$M=1 \Rightarrow$ down counting
CLK take from \bar{Q} .

M	\bar{Q}	00	01	11	10
0	0	0	0	1	1
1	1	1	0	0	0

$$Y(\text{CLK}) = \bar{M}Q + M\bar{Q} = M \oplus Q.$$

Step:4 Logic diagram.





* MOD-N Asynchronous Ripple counters

⇒ MOD-N counters

where $N = \text{No. of states}$

i.e if MOD-5 counter.

then No of state = 5

counting seq $\Rightarrow 0 \text{ to } 4$ (0, 1, 2, 3, 4, 0, 1, 2, ...)

Ex:6 Design Mod-6 Ripple counter using
T FF.

Ans: Mod-6 \Rightarrow No. of states = 6

\Rightarrow counting seq $\Rightarrow 0, 1, 2, 3, 4, 5, 0, 1, 2, \dots$

\Rightarrow state = 000, 001, 010, 011, 100, 101

It is also called divide by 6 counter.

\Rightarrow In general count seq $\Rightarrow 0 \text{ to } 5$ (000 to 101)

Reset seq $\Rightarrow 110$

un-count seq $\Rightarrow 111$ (consider as
don't care).

\Rightarrow Total FF Required \Rightarrow here max^m count is 5 so 3-bit operation

4.


3 FFs. Req.

\Rightarrow total 8 states in 3-bit counter.

0 to 5 (000 to 101) \Rightarrow valid state.

6 & 7 (110 & 111) \Rightarrow invalid state.

Step:1 state diagram.



Step:2 state Table

CLK.	PS			NS		
	Q_3	Q_2	Q_1	Q_3^+	Q_2^+	Q_1^+
\downarrow	0	0	0	0	0	1
\downarrow	0	0	1	0	1	0
\downarrow	0	1	0	0	1	1
\downarrow	0	1	1	1	0	0
\downarrow	1	0	1	1	0	1
\downarrow	1	0	0	0	0	0

Note: take always -ve edge triggered clock while designing MOD-N counter.

Step:3 clock condition

\Rightarrow here -ve edge triggered clock & up seq.
so take clock from Q_3 .

Step:4 Reset condition.

CLK seq.	PS			R (Reset)
	Q_3	Q_2	Q_1	
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	X


(Remaining state are consider as don't care)

Kmap for R(Reset)

		Q ₂ Q ₁	00	01	11	10
		Q ₃	0	1	1	0
Q ₃	0	0	0	0	0	0
	1	0	0	X	1	0

$$R(\text{Reset}) = Q_3 Q_2$$

Step: 5 Logic diagram.




→ Here $R=1$ but for the CLEAR the state of FF we have to required low. i/p so use one ~~not~~ NOT gate after AND gate.
⇒ NAND gate.

Ex: 2 Design MOD-10 / BCD / Decade Ripple counter using D FF.

Ans: MOD-10 \Rightarrow No. of states $\Rightarrow 10$.
Counting seq $\Rightarrow 0000$ to 1001
Reset cond $\Rightarrow 1010$
Invalid / Don't care seq = 1011 to 1111 .
FF Req \Rightarrow 0 to 9 seq so 4-bit counter
 $= 4$ FFs Req.

Step: 1 State diagram.



Step:2 state table

CLK	PS				NS			
	Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+
↓	0	0	0	0	0	0	0	1
↓	0	0	0	1	0	0	1	0
↓	0	0	1	0	0	0	1	1
↓	0	0	1	1	0	1	0	0
↓	0	1	0	0	0	1	0	1
↓	0	1	0	1	0	1	1	0
↓	0	1	1	0	0	1	1	1
↓	0	1	1	1	1	0	0	0
↓	1	0	0	0	1	0	0	1
↓	1	0	0	1	0	0	0	0

State:3 clock condition.

→ MOD-N counter so take -ve edge trigger
clock pulse.

Step:4 Reset condition.

CLK seq	PS				R (Reset)
	Q_3	Q_2	Q_1	Q_0	
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	0	1	0	0
6	0	1	0	1	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	X
12	1	1	0	0	X
13	1	1	0	1	X

SDP


CLK seq	PS	R(Reset).
	$Q_3 Q_2 Q_1 Q_0$	
14	1 1 1 0	X
15	1 1 1 1	X

K-map for R(Reset).

$Q_3 Q_2$	$Q_1 Q_0$	00	01	11	10
00	0	0	0	3	0
01	4	0	0	7	6
11	X ¹²	X ¹³	X ¹⁵	X	4
10	8	9	11	1	10

$$R = Q_3 Q_1$$

Step 5 Logic diagram.



Design of synchronous counter

→ Steps to design synchronous counter

(1) State diagram.


(2) State table (PS, NS, Ext. I/Ps)

(3) Boolean eqn

(4) Logic diagram.

Ex:1 Design 2-bit synchronous up counter using -ve edge triggered CIK & JK FF.


Step:1 state diagram.




Step:2 state table

CIK	PS		NS		Ext. I/Ps.	
	Q_1	Q_0	Q_1^*	Q_0^*	J_1	K_1
↓	0	0	0	1	0	X
↓	0	1	1	0	1	X
↓	1	0	1	1	X	0
↓	1	1	0	0	X	1


Step:3 boolean eqn




$$\boxed{J_1 = Q_0}$$



$$\boxed{K_1 = Q_0}$$




$$\boxed{J_2 = 1}$$



$$\boxed{K_0 = 1}$$


Step:4 logic diagram.



CLK.

Ex:2 Design 3-bit down synchronous counter using +ve edge triggered CLK & TFF.

Step:1 state diagram.



Step:2 State Table

CLK	PS			NS			Ext. I/Ps		
	Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	T_2	T_1	T_o
7	↑	1	1	1	1	1	0	0	1
6	↑	1	1	0	1	0	1	0	1
5	↑	1	0	1	1	0	0	0	1
4	↑	1	0	0	0	1	1	1	1
3	↑	0	1	1	0	1	0	0	1
2	↑	0	1	0	0	0	1	0	1
1	↑	0	0	1	0	0	0	0	1
0	↑	0	0	0	1	1	1	1	1

Step:3. Boolean eqn

$T_2 \Rightarrow$	Q_2	Q_1	Q_0	
	0	0	0	1
	1	0	1	0

$$T_2 = \bar{Q}_1 \bar{Q}_0$$

For $T_1 \Rightarrow$

Q_2	Q_1	Q_0			
0	0	0	0	1	1
0	0	1	1	0	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	0	1
1	1	1	1	1	0


$$T_1 = \overline{Q_0}$$

for $T_0 \Rightarrow$

Q_2	Q_1	Q_0			
0	0	0	0	1	1
0	0	1	1	0	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	0	1
1	1	1	1	1	0


$$T_0 = 1$$

Step:4 Logic diagram.



Ex:3 Design 2-bit up/down counter (synchronous) using T-FF.

Step:1 state diagram.



$M=0 \Rightarrow$ up
 $M=1 \Rightarrow$ down

Step:2 state table.

M	PS		NS		Ext. SIPS.	
	Q_1	Q_0	Q_1^+	Q_0^+	T_1	T_0
up {	0	0	0	1	0	1
	0	0	1	0	1	0
	0	1	0	1	0	1
	0	1	1	0	1	1
down {	1	0	0	1	1	0
	1	0	1	0	0	1
	1	1	0	0	1	1
	1	1	1	1	0	0

Step:3 Boolean eqn.for $T_1 \Rightarrow$


M	Q ₀	Q ₁	Q ₂	Q ₃
00	0	0	1	1
01	0	1	0	0
11	1	1	0	0
10	0	0	1	0
2	0	1	0	1
3	1	0	1	1
4	1	1	1	0
5	1	1	1	1
6	1	1	1	1
7	1	1	1	1

for $T_0 \Rightarrow$


M	Q ₀	Q ₁	Q ₂	Q ₃
00	0	0	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1
2	1	1	1	1
3	1	1	1	1
4	1	1	1	1
5	1	1	1	1
6	1	1	1	1
7	1	1	1	1

$$T_0 = 1$$

$$T_1 = \bar{M}Q_0 + M\bar{Q}_0 \\ = M \oplus Q_0.$$

Step:4 Logic diagram.

Ex:4 Design BCD synchronous counter using SR FF.

Step:1 state diagram.

Step:2 State Table.

CLK	PS				NS				Ext. I/Ps.			
	$Q_3 Q_2 Q_1 Q_0$	$\bar{Q}_3 \bar{Q}_2 \bar{Q}_1 \bar{Q}_0$	$Q_3^* Q_2^* Q_1^* Q_0^*$	$\bar{Q}_3^* \bar{Q}_2^* \bar{Q}_1^* \bar{Q}_0^*$	$S_3 R_3$	$S_2 R_2$	$S_1 R_1$	$S_0 R_0$				
↑	0 0 0 0	0 0 0 1	0 0 0 1	0 X	0 X	0 X	1 0					
↑	0 0 0 1	0 0 1 0	0 0 1 0	0 X	0 X	1 0	0 1					
↑	0 0 1 0	0 0 1 1	0 0 1 1	0 X	0 X	X 0	1 0					
↑	0 0 1 1	0 1 0 0	0 1 0 0	0 X	1 0	0 1	0 1					
↑	0 1 0 0	0 1 0 1	0 1 0 1	0 X	X 0	0 X	1 0					
↑	0 1 0 1	0 1 1 0	0 1 1 0	0 X	X 0	1 0	0 1					
↑	0 1 1 0	0 1 1 1	0 1 1 1	0 X	X 0	X 0	1 0					
↑	0 1 1 1	1 0 0 0	1 0 0 0	1 0	0 1	0 1	0 1					
↑	1 0 0 0	1 0 0 1	X 0	0 X	0 X	0 X	1 0					
↑	1 0 0 1	0 0 0 0	0 0 0 0	0 1	0 X	0 X	0 1					

Step:3 Boolean eqn.

$$S_3 \Rightarrow$$

$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	0 0	0 0 0 0
01	0 0	1 0 0 0
11	X X	X X X X
10	X 0	1 X X X

$$S_3 = Q_2 Q_1 Q_0$$

$$R_3 \Rightarrow$$

$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	X	X X X X
01	X	X X O X
11	X	X X X X
10	O	1 X X X

$$R_3 = \bar{Q}_1 Q_0$$

$$S_2 \Rightarrow$$

$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	O	0 0 0 0
01	O	0 0 1 0
11	X	X X X X
10	O	0 X X X

$$S_2 = \bar{Q}_2 Q_1 Q_0$$

$$R_2 \Rightarrow S_0$$

$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	X	X X O X
01	O	0 0 1 0
11	X	X X X X
10	X	X X X X

$$R_2 = Q_2 Q_1 Q_0$$

$$S_1 \Rightarrow$$

$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	O	0 0 0 0
01	O	0 1 0 0
11	X	X X X X
10	O	0 X X X

$$S_1 = Q_3 \bar{Q}_1 Q_0$$

$$R_1 \Rightarrow$$

$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	X	0 0 0 0
01	X	0 1 0 0
11	X	X X X X
10	X	X X X X

$$R_1 = Q_1 Q_0$$

$$S_0 \Rightarrow$$


$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	1	1 1 1 0
01	1	0 1 1 0
11	X	X X X X
10	1	0 X X X

$$S_0 = \bar{Q}_0$$

$$R_0 \Rightarrow$$

$Q_3 Q_2$	$Q_1 Q_0$	00 01 11 10
00	1	1 1 1 0
01	1	0 1 1 0
11	X	X X X X
10	0	1 X X X


$$R_0 = Q_0$$

Step 4 Logic diagram.

EX 5 Design synchronous counter that follows the sequence: 0, 1, 3, 4, 6, 0, 1, 3, ... using TFF.

Step 1 State diagram.

here max^m count = 6. so 3-bit = 3FF Req.

Step 2 State table

CLK	PS		NS		Ext I/Ps.		
	$Q_2Q_1Q_0$	$Q_2Q_1Q_0$	$Q_2Q_1Q_0$	$Q_2Q_1Q_0$	T_2	T_1	T_0
0 ↑	0 0 0	0 0 1	0 0 1	0 0 1	0	0	1
1 ↑	0 0 1	0 1 1	0 1 1	0 1 1	0	1	0
3 ↑	0 1 1	1 0 0	1 0 0	1 0 0	1	1	1
4 ↑	1 0 0	1 1 0	1 1 0	1 1 0	0	1	0
6 ↑	1 1 0	0 0 0	0 0 0	0 0 0	1	1	0

here count seq $\Rightarrow 0, 1, 3, 4, 6$

uncount seq $\Rightarrow 2, 5, 7 \Rightarrow$ consider as don't care

Step:3 Boolean eqn.

$T_0 \Rightarrow$

		Q2	Q1	Q0	T0
		0	0	0	1
		0	0	1	0
0	0	1	0	X	X
1	0	0	X	X	0

$$T_0 = \bar{Q}_2 \bar{Q}_0 + Q_1 Q_0$$

		Q2	Q1	Q0	T1
		0	0	0	1
		0	0	1	1
0	0	1	1	X	X
1	0	1	X	X	1


$$T_1 = Q_2 + Q_0$$

$T_2 \Rightarrow$

		Q2	Q1	Q0	T2
		0	0	0	0
		0	0	1	1
0	0	0	0	X	X
1	0	0	X	X	1

$$T_2 = Q_1$$


Step:4 Logic diagram



Ex:6 Design counter (synchronous) that perform following seq. using T FF.
 $0, 2, 4, 3, 7, 6, 1, 0, 2, 4 \dots$

Step:1 state diagram

here \max^m count = 7 so 3-bit = 3 FF Req.



Step:2 state table.

CLK	PS			NS			Ext. I/Ps		
	Q_2	Q_1	Q_0	Q_2^*	Q_1^*	Q_0^*	T_2	$T_1 \cdot T_0$	
↑	0	0	0	0	1	0	0	1	0
↑	0	0	1	0	0	0	0	0	1
↑	0	1	0	1	0	0	1	0	0
↑	0	1	1	1	1	1	1	1	X
↑	1	0	0	0	X	X	X	X	X
↑	1	0	1	X	X	X	1	1	1
↑	1	1	0	0	0	1	1	0	1
↑	1	1	1	1	1	1	0	0	1

Step:3 Boolean eqn.

$$T_2 \Rightarrow$$

$Q_1 Q_0$	00	01	11	10
Q_2	0	0	1	1
00	0	0	1	1
01	0	1	0	1
11	1	1	0	0
10	X	0	1	1

$$T_2 = Q_2 \bar{Q}_0 + \bar{Q}_2 Q_1$$

$$T_1 \Rightarrow$$

$Q_1 Q_0$	00	01	11	10
Q_2	0	0	1	1
00	0	0	0	0
01	0	1	0	1
11	1	1	0	1
10	X	0	1	1


$$T_1 = \bar{Q}_0$$

$$T_0 \Rightarrow$$

$Q_1 Q_0$	00	01	11	10
Q_2	0	0	1	1
00	0	0	0	0
01	0	1	0	1
11	1	1	0	1
10	X	1	1	1

$$T_0 = Q_2 + \bar{Q}_1 Q_0$$

Step:4 Logic diagram.



CLK.

(8.3.3) Shift Register Counter.


(1) Ring counter.

- ⇒ It is Application of shift Registers.
- ⇒ OIP of Last FF is connected to iIP of First FF.
- ⇒ It is synchronous counter.
- ⇒ It is Rotate Right shift Registers.
- ⇒ No. of states = No. of FFs.

Ex:1 Design 4-bit Ring counter D-FF & take -ve edge trigger clock.

Ans:

Step:1 Logic state diagram.




CLK.

ORI
(Over riding IIP)


② Step:2 operation Table.

ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃
↓	X	1	0	0	0
↑	↓	0	1	0	0
↑	↓	0	0	1	0
↑	↓	0	0	0	1
↑	↓	1	0	0	0

Step:3 state diagram.



Step:4 waveform.




(2) Johnson counter | Twisted Ring | Tail Ring counter

- ⇒ It is synchronously counter.
- ⇒ It is application of shift register.
- ⇒ Disadvantage of ring counter is that it is working for limited state which is resolved in Johnson counter.
- ⇒ No of states = $2 \times \text{No. of FFs}$.

Ex:1 Design 4-bit Johnson counter using
 D FF.

Step:1 Logic diagram.




Step:2 Operation Table.

ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃
↓	X	0	0	0	0
↑	↓	1	0	0	0
↑	↓	1	1	0	0
↑	↓	1	1	1	0
1	↓	1	1	1	1
1	↓	0	1	1	1
1	↓	0	0	1	1
1	↓	0	0	0	1
1	↓	0	0	0	0


Step:3

state diagram.



Step:4

waveform.



* Johnson counter using JK FF.

