

Vocheric Shrike Light FPGA + RP2040

VECTOR8_CPU Project

Complete Verilog and Python Documentation

Firmware Development Team

July 16, 2026

Contents

1	Introduction	3
2	Section A: SPI_TARGET.V — SPI Communication Module (FPGA Side)	3
2.1	Module Declaration & Parameters	3
2.2	Internal Signal Declarations	4
2.3	SPI Input Synchronization (Clock Domain Crossing)	5
2.4	Edge Detection Logic	5
2.5	Transmission Bit Counter	5
2.6	Receive Data Shift Register (MOSI → o_rx_data)	6
2.7	Receive Data Valid Signal	6
2.8	Transmit Data Hold Signal	7
2.9	Transmit Data Shift Register (MISO output)	7
2.10	MISO Output Assignments	7
3	Section B: TOP.V — Top-Level Module (FPGA Main Design)	9
3.1	Module Declaration with Pin Attributes	9
3.2	Output Enable Assignments	10
3.3	SPI Target Instance	10
3.4	SPI Command Decoder (2-Byte Protocol)	11
3.5	Ultrasonic Sensor Instance	12
3.6	CPU Core Instance	12
3.7	Port16 LED Pattern Sequencer	13
4	Section C: CPU_CORE.V — 8-Bit CPU Processor	14
4.1	Module Declaration	14
4.2	ALU Instance	14
4.3	CPU State Machine (Instruction Execution)	15
5	Section D: ALU_8BIT.V — Arithmetic Logic Unit	17
5.1	Module Declaration	17
5.2	ALU Operation Decoder	17

6	Section E: ULTRASONIC_SENSOR.V — HC-SR04 Interface	19
6.1	Module Declaration	19
6.2	Local Parameters (Computed Constants)	19
6.3	Internal Registers	19
6.4	Trigger Pulse Generator	20
6.5	Echo Pulse Measurement	20
6.6	Debounce Logic	21
7	Section G: ASM_TERMINAL.PY — Assembly Terminal (RP2040 MicroPython)	22
7.1	Imports	22
7.2	Pin Definitions	22
7.3	Opcode Constants	22
7.4	Instruction Map (Dictionary)	23
7.5	SPI Initialization	23
7.6	Function: reset_fpga()	24
7.7	Function: send(opcode, data)	24
7.8	Function: parse_val(s)	25
7.9	Function: parse_line(line)	25
7.10	Function: exec_line(parsed, acc)	26
7.11	Function: execute_buffer(buffer, loop_mode=False)	27
7.12	Function: print_help()	28
7.13	Main Program (Entry Point)	29
8	Appendix A: Complete Code Listings	31
8.1	Complete SPI_TARGET.V	31
8.2	Complete TOP.V	33
8.3	Complete CPU_CORE.V	35
8.4	Complete ALU_8BIT.V	35
8.5	Complete ULTRASONIC_SENSOR.V	36
8.6	Complete ASM_TERMINAL.PY	37
9	Appendix B: Instruction Set Reference	41
10	Appendix C: Hardware Pin Mapping	41
11	Appendix D: Usage Instructions	41
11.1	Flashing the FPGA	41
11.2	Running the Assembly Terminal	42

1 Introduction

This document provides a comprehensive line-by-line explanation of all code files in the VECTOR8_CPU project. The system consists of:

- **FPGA Design:** Custom 8-bit CPU, SPI communication, ultrasonic sensor interface, and LED driver.
- **RP2040 Software:** Python-based assembly terminal for programming the CPU.

All Verilog modules and Python scripts are documented with detailed comments explaining every line of code.

2 Section A: SPI_TARGET.V — SPI Communication Module (FPGA Side)

This module makes the FPGA act as an SPI target (slave) device that receives commands from the RP2040 microcontroller over the SPI bus.

2.1 Module Declaration & Parameters

```
1 module spi_target #(
2     parameter CPOL    = 1'b0,
3     // CPOL (Clock Polarity): When = 1'b0, SPI clock is LOW when idle.
4     // When = 1'b1, clock is HIGH when idle. Here we use mode 0 (CPOL=0).
5
6     parameter CPHA    = 1'b0,
7     // CPHA (Clock Phase): When = 1'b0, data is sampled on RISING edge.
8     // When = 1'b1, sampled on FALLING edge. Here mode 0 (CPHA=0).
9
10    parameter WIDTH   = 8,
11    // WIDTH: Number of bits per SPI transfer. 8 bits = 1 byte.
12
13    parameter LSB      = 1'b0
14    // LSB: When = 1'b1, Least Significant Bit is sent first.
15    // When = 1'b0, Most Significant Bit is sent first. Here MSB first.
16
17 ) (
18     // common ports
19     input                i_clk,
20     // i_clk: FPGA's main system clock (50 MHz from oscillator).
21
22     input                i_rst_n,
23     // i_rst_n: Active-LOW reset signal. When LOW, module resets.
24
25     // control signal
26     input                i_enable,
27     // i_enable: When HIGH, SPI target is active and can receive/send data
28     .
29
30     // SPI interface ports
31     input                i_ss_n,
32     // i_ss_n: SPI Slave Select (active LOW). When LOW, FPGA is selected.
```

```

32
33     input                                i_sck,
34     // i_sck: SPI Serial Clock from RP2040. Controls data timing.
35
36     input                                i_mosi,
37     // i_mosi: Master Out Slave In. Data FROM RP2040 TO FPGA.
38
39     output                               o_miso,
40     // o_miso: Master In Slave Out. Data FROM FPGA TO RP2040.
41
42     output                               o_miso_oe,
43     // o_miso_oe: Output Enable for MISO pin. HIGH when FPGA drives MISO.
44
45     // RX internal ports
46     output reg [WIDTH-1:0] o_rx_data,
47     // o_rx_data: 8-bit register holding the byte just received from
48     // RP2040.
49
50     output reg                          o_rx_data_valid,
51     // o_rx_data_valid: Pulses HIGH for 1 clock when a full byte is
52     // received.
53
54     // TX internal ports
55     input [WIDTH-1:0] i_tx_data,
56     // i_tx_data: 8-bit data that FPGA will send back to RP2040.
57
58     output                               o_tx_data_hold
59     // o_tx_data_hold: Signal telling the system to load new data into
60     // i_tx_data.
61 );

```

Listing 1: SPI Target Module Declaration

2.2 Internal Signal Declarations

```

1     reg [2:0] r_ss_n_sync, r_sck_sync;
2     // r_ss_n_sync: 3-stage shift register to synchronize i_ss_n to FPGA
3     // clock.
4     // r_sck_sync: 3-stage shift register to synchronize i_sck to FPGA
5     // clock.
6     // Synchronization prevents metastability (glitches) from crossing
7     // clock domains.
8
9     reg [$clog2(WIDTH-1):0] r_transmission_count;
10    // Bit counter. $clog2(7) = 3 bits. Counts 0-7 for 8-bit transfers.
11
12    reg [WIDTH-1:0] r_miso_data;
13    // Shift register holding data being transmitted out on MISO.
14
15    wire w_sck_r_edge, w_sck_f_edge, w_sck_edge,
16    w_sck_edge_op;
17    // Edge detection wires. Will detect rising/falling edges of SPI clock
18    .

```

Listing 2: Internal Signals

2.3 SPI Input Synchronization (Clock Domain Crossing)

```
1  always @(posedge i_clk or negedge i_rst_n) begin
2      if (!i_rst_n) begin
3          r_ss_n_sync <= 'b111;
4          // Reset: Set all sync stages to 1 (SS inactive/high).
5      end else if (i_enable) begin
6          r_ss_n_sync <= {r_ss_n_sync[1:0], i_ss_n};
7          // Shift in new i_ss_n value. [2:1] get old values, [0] gets new
           i_ss_n.
8          // After 3 clocks, i_ss_n is fully synchronized to FPGA clock
           domain.
9      end else begin
10         r_ss_n_sync <= 'b111;
11         // If disabled, keep SS sync register at inactive state.
12     end
13 end

14
15 always @(posedge i_clk or negedge i_rst_n) begin
16     if (!i_rst_n) begin
17         r_sck_sync <= 'h0;
18         // Reset: Clear SCK sync register.
19     end else if (i_enable) begin
20         r_sck_sync <= {r_sck_sync[1:0], i_sck};
21         // Same 3-stage synchronization for SPI clock signal.
22     end else begin
23         r_sck_sync <= 'h0;
24         // If disabled, clear SCK sync register.
25     end
26 end
```

Listing 3: Clock Domain Crossing

2.4 Edge Detection Logic

```
1  assign w_sck_r_edge = ~r_sck_sync[2] & r_sck_sync[1];
2  // Rising edge detection: Stage[2] was 0, Stage[1] is 1.
3  // This means SCK just went from LOW to HIGH.
4
5  assign w_sck_f_edge = r_sck_sync[2] & ~r_sck_sync[1];
6  // Falling edge detection: Stage[2] was 1, Stage[1] is 0.
7  // This means SCK just went from HIGH to LOW.
8
9  assign w_sck_edge    = (CPHA^CPOL) ? w_sck_f_edge : w_sck_r_edge;
10 // w_sck_edge = edge where we SAMPLE incoming data (MOSI).
11 // For CPOL=0, CPHA=0: 0^0=0, so use RISING edge to sample.
12
13 assign w_sck_edge_op = (CPHA^CPOL) ? w_sck_r_edge : w_sck_f_edge;
14 // w_sck_edge_op = edge where we SHIFT/UPDATE outgoing data (MISO).
15 // Opposite of sample edge. For mode 0: use FALLING edge to shift out.
```

Listing 4: Edge Detection

2.5 Transmission Bit Counter

```

1  always @(posedge i_clk or negedge i_rst_n) begin
2      if (!i_rst_n) begin
3          r_transmission_count <= 'h0;
4          // Reset: Clear bit counter.
5      end else if (!i_enable || r_ss_n_sync[1]) begin
6          r_transmission_count <= 'h0;
7          // If disabled OR slave select is inactive, reset counter.
8      end else if (w_sck_edge) begin
9          // On every sample edge of SPI clock:
10         if (r_transmission_count == WIDTH-1) begin
11             r_transmission_count <= 'h0;
12             // If we just received the 8th bit (count=7), wrap to 0.
13         end else begin
14             r_transmission_count <= r_transmission_count + 1;
15             // Otherwise, increment bit counter (0->1->2->...->7).
16         end
17     end
18 end

```

Listing 5: Bit Counter

2.6 Receive Data Shift Register (MOSI → o_rx_data)

```

1  always @(posedge i_clk or negedge i_rst_n) begin
2      if (!i_rst_n) begin
3          o_rx_data <= 'h0;
4          // Reset: Clear received data register.
5      end else if (w_sck_edge) begin
6          // On every sample edge:
7          if (LSB) begin
8              o_rx_data <= {i_mosi, o_rx_data[WIDTH-1:1]};
9              // LSB FIRST mode: Shift RIGHT. New bit (i_mosi) goes to MSB
10             position.
11         end else begin
12             o_rx_data <= {o_rx_data[WIDTH-2:0], i_mosi};
13             // MSB FIRST mode (our case): Shift LEFT. New bit goes to LSB
14             position.
15         end
16     end
17 end

```

Listing 6: Receive Shift Register

2.7 Receive Data Valid Signal

```

1  always @(posedge i_clk or negedge i_rst_n) begin
2      if (!i_rst_n) begin
3          o_rx_data_valid <= 1'b0;
4          // Reset: Data valid signal is LOW.
5      end else if (r_ss_n_sync[1] || (r_transmission_count == 0 &&
6      w_sck_edge)) begin
7          o_rx_data_valid <= 1'b0;
8          // Clear valid when: SS goes inactive OR we just started a new
9          byte (count=0).
10         end else if (w_sck_edge && r_transmission_count == WIDTH-1) begin

```

```

9      o_rx_data_valid <= 1'b1;
10     // SET valid when: On sample edge AND we just received the last
    bit (count=7).
11     // This means a complete byte has been received!
12     end
13 end

```

Listing 7: Data Valid Signal

2.8 Transmit Data Hold Signal

```

1  assign o_tx_data_hold = (~CPHA & r_ss_n_sync[2] & ~r_ss_n_sync[1]) | (
    r_transmission_count == 0 & w_sck_edge_op);
2  // o_tx_data_hold goes HIGH in TWO cases:
3  // Case 1: (~CPHA & r_ss_n_sync[2] & ~r_ss_n_sync[1])
4  // - CPHA=0 AND SS was high (sync[2]=1) AND SS just went low (sync
    [1]=0)
5  // - This is the falling edge of SS (start of SPI transaction)
6  // - Load first data byte when transaction begins
7  // Case 2: (r_transmission_count == 0 & w_sck_edge_op)
8  // - Bit counter is 0 AND we're on the shift/update edge
9  // - Load next data byte at the start of each new byte transfer

```

Listing 8: Transmit Hold Signal

2.9 Transmit Data Shift Register (MISO output)

```

1  always @(posedge i_clk or negedge i_rst_n) begin
2      if (!i_rst_n) begin
3          r_miso_data <= 'h0;
4          // Reset: Clear MISO shift register.
5      end else if (o_tx_data_hold) begin
6          r_miso_data <= i_tx_data;
7          // When hold signal is HIGH: Load new data from i_tx_data into
            shift register.
8          // This is the data that will be sent back to RP2040.
9      end else if (w_sck_edge_op) begin
10         // On every shift/update edge:
11         if (LSB) begin
12             r_miso_data <= r_miso_data >> 1;
13             // LSB mode: Shift RIGHT. Bit[0] goes out on MISO, bits shift
                down.
14         end else begin
15             r_miso_data <= r_miso_data << 1;
16             // MSB mode (our case): Shift LEFT. Bit[7] goes out on MISO,
                bits shift up.
17         end
18     end
19 end

```

Listing 9: Transmit Shift Register

2.10 MISO Output Assignments

```

1  assign o_miso      = (LSB) ? r_miso_data[0] : r_miso_data[WIDTH-1];
2  // Output the appropriate bit on MISO:
3  // - LSB mode: output bit[0]
4  // - MSB mode: output bit[7] (our case)
5
6  assign o_miso_oe = ~r_ss_n_sync[2];
7  // MISO output enable: HIGH when SS is active (LOW).
8  // Only drive MISO when we're selected. Prevents bus contention.

```

Listing 10: MISO Output

3 Section B: TOP.V — Top-Level Module (FPGA Main Design)

This is the ROOT module that instantiates all other modules and connects them. It defines all physical pins on the FPGA.

3.1 Module Declaration with Pin Attributes

```
1 (* top *) module top (  
2 // (* top *) : Tells the synthesis tool this is the top-level module.  
3  
4 (* iopad_external_pin, clkbuf_inhibit *) input clk,  
5 // clk: 50 MHz external crystal oscillator input.  
6 // clkbuf_inhibit: Don't use automatic clock buffer, use dedicated  
  clock pin.  
7  
8 (* iopad_external_pin *) output clk_en,  
9 // clk_en: Clock enable output. Always HIGH to enable clock  
  distribution.  
10  
11 (* iopad_external_pin *) input rst_n,  
12 // rst_n: Active-LOW reset button input.  
13  
14 // SPI Interface pins  
15 (* iopad_external_pin *) input spi_ss_n,  
16 // spi_ss_n: SPI Slave Select from RP2040. Active LOW.  
17  
18 (* iopad_external_pin *) input spi_sck,  
19 // spi_sck: SPI Serial Clock from RP2040.  
20  
21 (* iopad_external_pin *) input spi_mosi,  
22 // spi_mosi: Data from RP2040 to FPGA.  
23  
24 (* iopad_external_pin *) output spi_miso,  
25 // spi_miso: Data from FPGA to RP2040.  
26  
27 (* iopad_external_pin *) output spi_miso_en,  
28 // spi_miso_en: Output enable for MISO pin.  
29  
30 // Ultrasonic sensor pins  
31 (* iopad_external_pin *) input echo,  
32 // echo: Input from HC-SR04 ultrasonic sensor echo pin.  
33  
34 (* iopad_external_pin *) output trig,  
35 // trig: Output to HC-SR04 trigger pin.  
36  
37 (* iopad_external_pin *) output trig_en,  
38 // trig_en: Output enable for trigger pin.  
39  
40 // Port 16 pattern LED  
41 (* iopad_external_pin *) output led16,  
42 // led16: Single LED output showing one bit of the 16-LED pattern.  
43  
44 (* iopad_external_pin *) output led16_en,  
45 // led16_en: Output enable for LED pin.
```

```

46
47 // Direct sensor status pin
48 (* iopad_external_pin *) output object_detected_pin,
49 // object_detected_pin: Direct output showing sensor status (for
   // debugging).
50
51 (* iopad_external_pin *) output object_detected_en
52 // object_detected_en: Output enable for sensor status pin.
53 );

```

Listing 11: Top Module Declaration

3.2 Output Enable Assignments

```

1 assign clk_en          = 1'b1;
2 // Always enable the clock buffer.
3
4 assign trig_en         = 1'b1;
5 // Always enable the trigger output.
6
7 assign led16_en        = 1'b1;
8 // Always enable the LED output.
9
10 assign object_detected_en = 1'b1;
11 // Always enable the sensor status output.

```

Listing 12: Output Enables

3.3 SPI Target Instance

```

1 wire [7:0] spi_rx_data;
2 // Wire carrying the byte received from RP2040 via SPI.
3
4 wire spi_rx_valid;
5 // Wire that pulses HIGH when a complete byte is received.
6
7 reg spi_rx_valid_d;
8 // Delayed version of spi_rx_valid. Used for edge detection.
9
10 spi_target #( .WIDTH(8) ) u_spi_target (
11 // Instantiate spi_target module with 8-bit width.
12 // u_spi_target is the instance name.
13
14 .i_clk(clk), .i_rst_n(rst_n), .i_enable(1'b1),
15 // Connect system clock, reset (always enabled).
16
17 .i_ss_n(spi_ss_n), .i_sck(spi_sck), .i_mosi(spi_mosi),
18 // Connect SPI interface pins from RP2040.
19
20 .o_miso(spi_miso), .o_miso_oe(spi_miso_en),
21 // Connect MISO output and its enable.
22
23 .o_rx_data(spi_rx_data), .o_rx_data_valid(spi_rx_valid),
24 // Connect received data and valid signal.
25

```

```

26     .i_tx_data(cpu_acc), .o_tx_data_hold()
27     // cpu_acc (accumulator) is sent back to RP2040.
28     // o_tx_data_hold is unused (open).
29 );

```

Listing 13: SPI Target Instantiation

3.4 SPI Command Decoder (2-Byte Protocol)

```

1  reg [4:0] r_opcode;
2  // Register storing the 5-bit opcode (first byte from RP2040).
3
4  reg [7:0] r_data;
5  // Register storing the 8-bit data value (second byte from RP2040).
6
7  reg byte_cnt;
8  // Counter: 0 = waiting for opcode, 1 = waiting for data.
9
10 reg step_pulse;
11 // Single-clock pulse that tells CPU to execute one instruction.
12
13 always @(posedge clk or negedge rst_n) begin
14     if (!rst_n) begin
15         byte_cnt <= 0;
16         step_pulse <= 0;
17         spi_rx_valid_d <= 0;
18         // Reset: Clear all control registers.
19     end else begin
20         spi_rx_valid_d <= spi_rx_valid;
21         // Save previous valid state for edge detection.
22
23         step_pulse <= 0;
24         // Default: no step pulse this clock.
25
26         if (spi_rx_valid && !spi_rx_valid_d) begin
27             // Rising edge of spi_rx_valid: A new byte just arrived!
28             if (byte_cnt == 0) begin
29                 r_opcode <= spi_rx_data[4:0];
30                 // First byte: Extract lower 5 bits as opcode.
31                 byte_cnt <= 1;
32                 // Next byte will be the data operand.
33             end else begin
34                 r_data <= spi_rx_data;
35                 // Second byte: Store as data operand.
36                 byte_cnt <= 0;
37                 // Reset for next instruction pair.
38                 step_pulse <= 1;
39                 // PULSE: Tell CPU to execute this instruction!
40             end
41         end
42
43         if (spi_ss_n) byte_cnt <= 0;
44         // If SS goes inactive (HIGH), reset byte counter.
45         // This handles aborted transfers.
46     end

```

47 end

Listing 14: SPI Command Decoder

3.5 Ultrasonic Sensor Instance

```
1  wire object_detected;
2  // Wire carrying sensor detection result (1 = object detected).
3
4  ultrasonic_sensor #(.CLK_FREQ(50000000), .MAX_DIST_CM(20))
5      u_sensor (.clk(clk), .echo(echo), .trig(trig),
6                .object_detected(object_detected));
7  // Instantiate ultrasonic sensor module:
8  // - CLK_FREQ = 50 MHz (FPGA clock)
9  // - MAX_DIST_CM = 20 cm detection range
10 // - u_sensor is the instance name
11
12 assign object_detected_pin = object_detected;
13 // Drive the direct debug pin with sensor status.
```

Listing 15: Ultrasonic Sensor Instantiation

3.6 CPU Core Instance

```
1  wire [7:0] cpu_pc;
2  // Program Counter: Current instruction address (0-255).
3
4  wire [7:0] cpu_acc;
5  // Accumulator: Main 8-bit working register of the CPU.
6
7  wire [7:0] port16_pattern;
8  // 8-bit LED pattern output from CPU.
9
10 cpu_core u_cpu (
11     .clk(clk),
12     .rst_n(rst_n),
13     .i_step(step_pulse),
14     // step_pulse: Execute one instruction when this pulses HIGH.
15
16     .opcode(r_opcode),
17     // 5-bit opcode from SPI decoder.
18
19     .data_in(r_data),
20     // 8-bit data operand from SPI decoder.
21
22     .sensor_in(object_detected),
23     // Ultrasonic sensor input to CPU.
24
25     .pc(cpu_pc),
26     .acc(cpu_acc),
27     .port16_pattern(port16_pattern)
28     // Outputs: PC, accumulator value, and LED pattern.
29 );
```

Listing 16: CPU Core Instantiation

3.7 Port16 LED Pattern Sequencer

```
1  localparam CLK_FREQ      = 50_000_000;
2  // FPGA clock frequency: 50 MHz.
3
4  localparam SLOT_MS       = 250;
5  // Each LED position is shown for 250 milliseconds.
6
7  localparam SLOT_CYCLES = (CLK_FREQ / 1000) * SLOT_MS;
8  // Calculate clock cycles per slot: (50,000,000 / 1000) * 250 =
   12,500,000 cycles.
9
10 reg [31:0] slot_counter;
11 // Counter that counts up to SLOT_CYCLES.
12
13 reg [2:0] bit_index;
14 // Index 0-7 selecting which bit of port16_pattern to display.
15
16 always @(posedge clk or negedge rst_n) begin
17     if (!rst_n) begin
18         slot_counter <= 0;
19         bit_index    <= 0;
20         // Reset: Clear counter and index.
21     end else if (slot_counter >= SLOT_CYCLES - 1) begin
22         slot_counter <= 0;
23         // Counter reached limit: Reset counter.
24         bit_index    <= bit_index + 1;
25         // Move to next bit position (0->1->2->...->7->0).
26     end else begin
27         slot_counter <= slot_counter + 1;
28         // Normal operation: Increment counter.
29     end
30 end
31
32 assign led16 = port16_pattern[7 - bit_index];
33 // Output the selected bit. bit_index=0 shows bit[7], index=1 shows
   bit[6], etc.
34 // This creates a rotating display effect on the LED.
```

Listing 17: LED Pattern Sequencer

4 Section C: CPU_CORE.V — 8-Bit CPU Processor

This is the HEART of the project - a custom 8-bit CPU that executes assembly instructions received from RP2040 via SPI.

4.1 Module Declaration

```
1 module cpu_core (  
2     input  clk,  
3     // System clock (50 MHz).  
4  
5     input  rst_n,  
6     // Active-LOW reset.  
7  
8     input  i_step,  
9     // Instruction step pulse. When HIGH, execute one instruction.  
10  
11    input  [4:0] opcode,  
12    // 5-bit operation code defining what instruction to execute.  
13  
14    input  [7:0] data_in,  
15    // 8-bit data operand (second byte of SPI transfer).  
16  
17    input          sensor_in,  
18    // Ultrasonic sensor input (1 = object detected).  
19  
20    output reg [7:0] pc,  
21    // Program Counter: Points to current instruction. 0-255 range.  
22  
23    output reg [7:0] acc,  
24    // Accumulator: Main working register for arithmetic/logic.  
25  
26    output reg [7:0] port16_pattern  
27    // LED pattern output. Written by OUT instruction.  
28 );
```

Listing 18: CPU Core Declaration

4.2 ALU Instance

```
1 wire [7:0] alu_out;  
2 // ALU computation result.  
3  
4 wire alu_zero;  
5 // HIGH when ALU result is zero.  
6  
7 reg z_flag;  
8 // Zero flag register. Stores result of last ALU operation.  
9  
10 alu_8bit u_alu (  
11     .a_reg(acc),  
12     // First ALU operand: accumulator value.  
13  
14     .data_in(data_in),  
15     // Second ALU operand: data from SPI.
```

```

16     .opcode(opcode),
17     // Operation to perform.
18
19     .out(alu_out),
20     // Computation result.
21
22     .zero(alu_zero)
23     // Zero flag output.
24 );
25

```

Listing 19: ALU Instantiation

4.3 CPU State Machine (Instruction Execution)

```

1  always @(posedge clk or negedge rst_n) begin
2      if (!rst_n) begin
3          pc          <= 8'h00;
4          // Reset PC to address 0.
5
6          acc          <= 8'h00;
7          // Clear accumulator.
8
9          z_flag       <= 1'b0;
10         // Clear zero flag.
11
12         port16_pattern <= 8'h00;
13         // Clear LED pattern.
14
15     end else if (i_step) begin
16         // Only execute when step_pulse is HIGH (once per instruction).
17
18         pc <= pc + 1'b1;
19         // Increment program counter to next instruction.
20
21         case (opcode)
22             // Decode opcode and execute appropriate operation.
23
24             5'h01, 5'h02, 5'h03, 5'h04, 5'h05, 5'h06,
25             5'h07, 5'h08, 5'h09, 5'h0A, 5'h0B, 5'h0C: begin
26                 // Opcodes 0x01-0x0C: ALU operations (LDA, ADD, SUB, AND, OR,
27                 XOR, LSL, LSR, ROL, ROR, INC, DEC)
28
29                 acc      <= alu_out;
30                 // Store ALU result in accumulator.
31
32                 z_flag <= alu_zero;
33                 // Update zero flag based on result.
34             end
35
36             5'h0D: pc <= data_in;
37             // JMP (Jump): Set PC to data_in address. Unconditional branch.
38
39             5'h0E: if (z_flag) pc <= data_in;
40             // JZ (Jump if Zero): Only jump if zero flag is set.
41
42             5'h0F: if (!z_flag) pc <= data_in;

```

```

42      // JNZ (Jump if Not Zero): Only jump if zero flag is clear.
43
44      5'h10: begin
45          // SENSE: Read ultrasonic sensor.
46          acc      <= {7'b0, sensor_in};
47          // Load sensor value into accumulator (0 or 1, padded to 8
bits).
48          z_flag <= !sensor_in;
49          // Zero flag = 1 when no object detected.
50      end
51
52      5'h12: port16_pattern <= data_in;
53      // OUT: Write data_in to LED pattern register.
54
55      default: ;
56      // Unknown opcodes: Do nothing (NOP).
57  endcase
58  end
59  end

```

Listing 20: CPU State Machine

5 Section D: ALU_8BIT.V — Arithmetic Logic Unit

The ALU performs all arithmetic and logical operations for the CPU.

5.1 Module Declaration

```
1 module alu_8bit (  
2     input  [7:0] a_reg,  
3     // First operand: Accumulator value.  
4  
5     input  [7:0] data_in,  
6     // Second operand: Data from instruction.  
7  
8     input  [4:0] opcode,  
9     // Operation selector.  
10  
11    output reg [7:0] out,  
12    // Computation result.  
13  
14    output wire zero  
15    // Zero flag: HIGH when out == 0.  
16 );
```

Listing 21: ALU Declaration

5.2 ALU Operation Decoder

```
1 always @(*) begin  
2     // Combinational logic: Output changes immediately when inputs  
3     // change.  
4  
5     case (opcode)  
6         5'h01: out = data_in;  
7         // LDA (Load): out = data_in. Load immediate value.  
8  
9         5'h02: out = a_reg + data_in;  
10        // ADD: out = accumulator + data_in.  
11  
12        5'h03: out = a_reg - data_in;  
13        // SUB: out = accumulator - data_in.  
14  
15        5'h04: out = a_reg & data_in;  
16        // AND: Bitwise AND of accumulator and data_in.  
17  
18        5'h05: out = a_reg | data_in;  
19        // OR: Bitwise OR of accumulator and data_in.  
20  
21        5'h06: out = a_reg ^ data_in;  
22        // XOR: Bitwise XOR of accumulator and data_in.  
23  
24        5'h07: out = a_reg << 1;  
25        // LSL (Logical Shift Left): Shift left by 1, 0 fills LSB.  
26  
27        5'h08: out = a_reg >> 1;  
28        // LSR (Logical Shift Right): Shift right by 1, 0 fills MSB.
```

```

28     5'h09: out = {a_reg[6:0], a_reg[7]};
29     // ROL (Rotate Left): MSB wraps around to LSB.
30
31
32     5'h0A: out = {a_reg[0], a_reg[7:1]};
33     // ROR (Rotate Right): LSB wraps around to MSB.
34
35     5'h0B: out = a_reg + 1'b1;
36     // INC (Increment): Add 1 to accumulator.
37
38     5'h0C: out = a_reg - 1'b1;
39     // DEC (Decrement): Subtract 1 from accumulator.
40
41     default: out = a_reg;
42     // Default/NOP: Pass accumulator through unchanged.
43 endcase
44 end
45
46 assign zero = (out == 8'b0);
47 // Zero flag: Compare output to 0. HIGH if equal.

```

Listing 22: ALU Operation Decoder

6 Section E: ULTRASONIC_SENSOR.V — HC-SR04 Interface

This module interfaces with the HC-SR04 ultrasonic distance sensor.

6.1 Module Declaration

```
1 module ultrasonic_sensor #(
2     parameter CLK_FREQ      = 50000000,
3     // System clock frequency: 50 MHz.
4
5     parameter TRIG_PULSE_US = 10,
6     // Trigger pulse width: 10 microseconds (sensor requirement).
7
8     parameter MAX_DIST_CM   = 20
9     // Maximum detection distance: 20 centimeters.
10 ) (
11     input      clk,
12     // System clock.
13
14     input      echo,
15     // Echo input from sensor (pulse width = distance).
16
17     output reg  trig,
18     // Trigger output to sensor.
19
20     output reg  object_detected
21     // Detection result: 1 = object within MAX_DIST_CM, 0 = no object.
22 );
```

Listing 23: Ultrasonic Sensor Declaration

6.2 Local Parameters (Computed Constants)

```
1 localparam MAX_ECHO_TIME_US = (MAX_DIST_CM * 1000 * 1000) / 17150;
2 // Calculate max echo time in microseconds.
3 // Formula: distance = (time * speed_of_sound) / 2
4 // speed_of_sound = 343 m/s = 0.0343 cm/us
5 // time = (2 * distance) / 0.0343 = distance / 0.01715 us
6 // For 20cm: 20 / 0.01715 = 1166 us (approx)
7
8 localparam MAX_COUNT      = (MAX_ECHO_TIME_US * (CLK_FREQ / 1000000)
9 );
10 // Convert max time to clock cycles.
11 // For 50MHz: 1166 * 50 = 58,300 clock cycles.
12
13 localparam DEBOUNCE_CNT_LIMIT = 500000;
14 // Debounce counter limit. At 50MHz = 10ms of stable reading required.
```

Listing 24: Local Parameters

6.3 Internal Registers

```

1  reg [31:0]  echo_count = 0;
2  // Counter measuring echo pulse width in clock cycles.
3
4  reg          echo_prev = 0;
5  // Previous echo state for edge detection.
6
7  reg [31:0]  trig_counter = 0;
8  // Counter for generating periodic trigger pulses.
9
10 reg          detect = 0;
11 // Raw detection result (before debouncing).
12
13 reg [31:0]  debounce_clk_cnt = 0;
14 // Counter for debounce timing.

```

Listing 25: Internal Registers

6.4 Trigger Pulse Generator

```

1  always @(posedge clk) begin
2      if (trig_counter < (CLK_FREQ * 60_000 / 1_000_000))
3          trig_counter <= trig_counter + 1;
4          // Count up to 60ms period (sensor needs 60ms between measurements).
5          // 50MHz * 60,000 / 1,000,000 = 3,000,000 cycles = 60ms.
6      else
7          trig_counter <= 0;
8          // Reset counter after 60ms.
9
10     if (trig_counter < (TRIG_PULSE_US * (CLK_FREQ / 1_000_000)))
11         trig <= 1;
12         // First 10us of each 60ms period: trig = HIGH.
13         // 10 * 50 = 500 cycles = 10us.
14     else
15         trig <= 0;
16         // Rest of the time: trig = LOW.
17 end

```

Listing 26: Trigger Pulse Generator

6.5 Echo Pulse Measurement

```

1  always @(posedge clk) begin
2      echo_prev <= echo;
3      // Save current echo for next edge detection.
4
5      if (~echo_prev && echo)
6          echo_count <= 0;
7          // Rising edge of echo: Start counting (object detected, measuring
8          // distance).
9      else if (echo)
10         echo_count <= echo_count + 1;
11         // Echo is HIGH: Count clock cycles to measure pulse width.
12
13     if (echo_prev && ~echo) begin
14         // Falling edge of echo: Measurement complete.
15     end
16 end

```

```

14     if (echo_count <= MAX_COUNT)
15         detect <= 1;
16         // If echo was short enough, object is within range.
17     else
18         detect <= 0;
19         // Echo was too long, object is too far or no object.
20     end
21 end

```

Listing 27: Echo Pulse Measurement

6.6 Debounce Logic

```

1  always @(posedge clk) begin
2      if ((object_detected != detect) && (debounce_clk_cnt <
3          DEBOUNCE_CNT_LIMIT)) begin
4          debounce_clk_cnt <= debounce_clk_cnt + 1;
5          // Detection changed: Start counting debounce time.
6      end else if (debounce_clk_cnt == DEBOUNCE_CNT_LIMIT) begin
7          object_detected <= detect;
8          // Debounce time reached: Update stable output.
9          debounce_clk_cnt <= 0;
10         // Reset debounce counter.
11     end else begin
12         debounce_clk_cnt <= 0;
13         // No change: Keep counter at 0.
14     end
15 end

```

Listing 28: Debounce Logic

7 Section G: ASM_TERMINAL.PY — Assembly Terminal (RP2040 MicroPython)

This is the ORIGINAL Python code that runs ON THE RP2040 microcontroller. It provides an interactive terminal for entering and executing assembly code.

7.1 Imports

```
1 from machine import Pin, SPI
2 # Imports Pin and SPI classes from MicroPython's machine module.
3 # Pin: Controls GPIO pins (input/output, pull-ups, etc.)
4 # SPI: Hardware SPI bus controller for fast serial communication
5 # These are MicroPython-specific (not standard Python) - they directly
6 # control RP2040's hardware peripherals.
7
8 import time
9 # Standard MicroPython time module for delays (sleep_ms, sleep_us, etc.)
```

Listing 29: Imports

7.2 Pin Definitions

```
1 SCK, CS, MOSI, MISO, RST = 2, 1, 3, 0, 14
2 # Defines GPIO pin numbers on RP2040 for SPI communication with FPGA.
3 # These match the physical wiring on the Shrike Light board:
4 #   SCK = GPIO2 -> spi_sck   (SPI Clock, output from RP2040)
5 #   CS  = GPIO1 -> spi_ss_n  (Chip Select, output from RP2040, active
6 #                           LOW)
7 #   MOSI = GPIO3 -> spi_mosi  (Master Out Slave In, output from RP2040)
8 #   MISO = GPIO0 -> spi_miso  (Master In Slave Out, input to RP2040)
9 #   RST  = GPIO14 -> rst_n    (FPGA reset, output from RP2040, active
10 #                           LOW)
```

Listing 30: Pin Definitions

7.3 Opcode Constants

```
1 OP_NOP = 0x00
2 # NOP (No Operation): Opcode 0x00. Used to read accumulator value back
3 #   from FPGA.
4 # When sent, FPGA does nothing but returns current accumulator on MISO.
5
6 OP_LDA = 0x01
7 # LDA (Load Accumulator): Opcode 0x01. Loads immediate value into
8 #   accumulator.
9
10 OP_ADD = 0x02
11 # ADD: Opcode 0x02. Adds data to accumulator.
12
13 OP_SUB = 0x03
14 # SUB: Opcode 0x03. Subtracts data from accumulator.
15
16 OP_AND = 0x04
```

```

15 # AND: Opcode 0x04. Bitwise AND with accumulator.
16
17 OP_OR = 0x05
18 # OR: Opcode 0x05. Bitwise OR with accumulator.
19
20 OP_XOR = 0x06
21 # XOR: Opcode 0x06. Bitwise XOR with accumulator.
22
23 OP_LSL = 0x07
24 # LSL (Logical Shift Left): Opcode 0x07. Shifts accumulator left by 1.
25
26 OP_LSR = 0x08
27 # LSR (Logical Shift Right): Opcode 0x08. Shifts accumulator right by 1.
28
29 OP_INC = 0x0B
30 # INC (Increment): Opcode 0x0B. Adds 1 to accumulator.
31
32 OP_DEC = 0x0C
33 # DEC (Decrement): Opcode 0x0C. Subtracts 1 from accumulator.
34
35 OP_READ_SENSOR = 0x10
36 # SENSE: Opcode 0x10. Reads ultrasonic sensor into accumulator.
37
38 OP_MOV_PORT16 = 0x12
39 # OUT: Opcode 0x12. Writes data to LED port (port16_pattern).

```

Listing 31: Opcode Constants

7.4 Instruction Map (Dictionary)

```

1 INSTR = {
2     "lda": (OP_LDA, True), "add": (OP_ADD, True), "sub": (OP_SUB, True),
3     "and": (OP_AND, True), "or": (OP_OR, True), "xor": (OP_XOR, True),
4     "inc": (OP_INC, False), "dec": (OP_DEC, False),
5     "lsl": (OP_LSL, False), "lsr": (OP_LSR, False),
6     "sense": (OP_READ_SENSOR, False),
7     "out": (OP_MOV_PORT16, True),
8 }
9 # Dictionary mapping assembly mnemonics to (opcode, needs_data) tuples.
10 # Key: assembly mnemonic string (lowercase)
11 # Value: tuple of (opcode_value, needs_data_flag)
12 # needs_data=True: instruction requires a data operand (e.g., LDA 10)
13 # needs_data=False: instruction has no operand (e.g., INC, SENSE)
14 # Example: INSTR["lda"] returns (0x01, True)
15 # Example: INSTR["inc"] returns (0x0B, False)

```

Listing 32: Instruction Map

7.5 SPI Initialization

```

1 rst = Pin(RST, Pin.OUT, value=1)
2 # Creates a Pin object for GPIO14 (RST), configured as OUTPUT.
3 # Initial value = 1 (HIGH), meaning FPGA is NOT in reset (active-LOW).
4 # This pin controls the FPGA's rst_n input.
5

```

```

6 cs = Pin(CS, Pin.OUT, value=1)
7 # Creates a Pin object for GPIO1 (CS/SS), configured as OUTPUT.
8 # Initial value = 1 (HIGH), meaning FPGA is NOT selected (active-LOW).
9 # Must be LOW to start SPI communication with FPGA.
10
11 spi = SPI(0, baudrate=50_000, polarity=0, phase=0, bits=8,
12         sck=Pin(SCK), mosi=Pin(MOSI), miso=Pin(MISO))
13 # Creates hardware SPI bus instance on RP2040:
14 #   SPI(0): Uses SPI peripheral 0 (RP2040 has 2 SPI peripherals)
15 #   baudrate=50_000: Clock speed = 50 kHz (slow, reliable for breadboard
16 #                   wiring)
17 #   polarity=0: CPOL=0, clock idle LOW
18 #   phase=0: CPHA=0, sample on rising edge
19 #   bits=8: 8-bit transfers
20 #   sck=Pin(2): Clock on GPIO2
21 #   mosi=Pin(3): Data out on GPIO3
22 #   miso=Pin(0): Data in on GPIO0
23 # This matches the FPGA's spi_target module configuration (Mode 0).

```

Listing 33: SPI Initialization

7.6 Function: reset_fpga()

```

1 def reset_fpga():
2     rst.value(0); time.sleep_ms(200)
3     # Pull RST pin LOW for 200ms. FPGA enters reset state.
4     # All FPGA registers clear, CPU stops executing.
5
6     rst.value(1); time.sleep_ms(300)
7     # Pull RST pin HIGH. FPGA exits reset and starts operating.
8     # 300ms delay ensures FPGA is fully initialized before SPI
9     # communication.

```

Listing 34: reset_fpga Function

7.7 Function: send(opcode, data)

```

1 def send(opcode, data):
2     # Sends a 2-byte instruction to FPGA via SPI and reads back
3     # accumulator.
4     # Parameters:
5     #   opcode: 5-bit operation code (0x00-0x1F)
6     #   data: 8-bit data operand (0x00-0xFF)
7     # Returns: Current accumulator value from FPGA (read during NOP
8     # transaction)
9
10    cs.value(0)
11    # Pull Chip Select LOW. FPGA is now selected for SPI communication.
12    # FPGA's spi_target sees ss_n go LOW and prepares to receive data.
13
14    spi.write(bytes([opcode & 0x1F, data & 0xFF]))
15    # Sends 2 bytes to FPGA:
16    #   Byte 1: opcode & 0x1F - masks to 5 bits (matches FPGA's r_opcode
17    #   [4:0])
18    #   Byte 2: data & 0xFF - ensures 8-bit value

```



```

16 # spi.write() shifts out bits on MOSI while toggling SCK.
17 # FPGA spi_target receives these bytes and generates step_pulse.
18
19 cs.value(1); time.sleep_ms(20)
20 # Pull Chip Select HIGH. Ends SPI transaction.
21 # 20ms delay gives FPGA time to execute instruction (more than
    enough at 50MHz).
22 # Also allows sensor readings to stabilize.
23
24 rx = bytearray(2)
25 # Creates a 2-byte buffer to receive data from FPGA.
26
27 cs.value(0)
28 # Pull CS LOW again for a second SPI transaction.
29
30 spi.write_readinto(bytes([OP_NOP, 0x00]), rx)
31 # Sends NOP (0x00, 0x00) and simultaneously reads 2 bytes from FPGA.
32 # write_readinto() is full-duplex: sends on MOSI, receives on MISO
    at same time.
33 # FPGA receives NOP (does nothing) but shifts out cpu_acc on MISO.
34 # rx[0] = first byte received (garbage/ignored)
35 # rx[1] = second byte received = current accumulator value from FPGA
36
37 cs.value(1)
38 # Pull CS HIGH. End of read transaction.
39
40 return rx[1]
41 # Returns the accumulator value (second byte of SPI read).
42 # This is how RP2040 knows the result of each instruction!

```

Listing 35: send Function

7.8 Function: parse_val(s)

```

1 def parse_val(s):
2     s = s.strip().lower()
3     # Removes whitespace and converts to lowercase for consistent
    parsing.
4
5     if s.startswith("0x"): return int(s, 16)
6     # Hexadecimal format: "0x2A" -> 42. int() with base 16 parses hex
    string.
7
8     if s.startswith("0b"): return int(s, 2)
9     # Binary format: "0b101010" -> 42. int() with base 2 parses binary
    string.
10
11     return int(s)
12     # Decimal format: "42" -> 42. Default base 10 parsing.

```

Listing 36: parse_val Function

7.9 Function: parse_line(line)

```

1 def parse_line(line):

```

```

2 line = line.strip()
3 # Remove leading/trailing whitespace from user input.
4
5 if not line or line.startswith(";") or line.startswith("#"):
6     return None
7 # Skip empty lines and comment lines (starting with ; or #).
8 # Returns None to indicate "no instruction".
9
10 parts = line.split()
11 # Split line into parts by whitespace.
12 # Example: "LDA 10" -> ["LDA", "10"]
13 # Example: "INC" -> ["INC"]
14
15 mnem = parts[0].lower()
16 # Get mnemonic (first word) in lowercase for case-insensitive
17 matching.
18
19 if mnem == "outa":
20     return ("outa", 0)
21 # Special case: OUTA is not in INSTR dictionary.
22 # It is handled separately in exec_line(). Returns a tuple to
23 identify it.
24
25 if mnem == "delay":
26     if len(parts) < 2: return ("error", "DELAY needs value")
27     # DELAY requires a time value. Error if missing.
28     return ("delay", parse_val(parts[1]))
29     # Parse the delay value and return ("delay", milliseconds).
30
31 if mnem not in INSTR:
32     return ("error", f"Unknown: {mnem}")
33 # If mnemonic not found in instruction map, return error tuple.
34
35 opcode, needs_data = INSTR[mnem]
36 # Look up opcode and whether data operand is required.
37
38 if needs_data:
39     if len(parts) < 2: return ("error", f"{mnem.upper()} needs value
40 ")
41     # If instruction needs data but none provided, return error.
42     return (opcode, parse_val(parts[1]))
43     # Return (opcode, parsed_data_value).
44
45 return (opcode, 0)
46 # For instructions without data operand, return (opcode, 0).
47 # The 0 is a placeholder; FPGA ignores it for no-data instructions.

```

Listing 37: parse_line Function

7.10 Function: exec_line(parsed, acc)

```

1 def exec_line(parsed, acc):
2     # Executes one parsed instruction.
3     # Parameters:
4     #   parsed: tuple from parse_line() - (opcode_or_string, data)
5     #   acc: current accumulator value (for OUTA instruction)
6     # Returns: (new_acc, description_string)

```

```

7
8 opcode, data = parsed
9 # Unpack the parsed tuple.
10
11 if opcode == "outa":
12     send(OP_MOV_PORT16, acc)
13     # OUTA sends the CURRENT accumulator value to LED port.
14     # Uses OP_MOV_PORT16 (0x12) opcode with acc as data.
15     return (acc, f"OUTA      -> LED = 0x{acc:02X}")
16     # Returns same acc (unchanged) and formatted description.
17
18 elif opcode == "delay":
19     time.sleep_ms(data)
20     # DELAY is handled in SOFTWARE on RP2040 (not sent to FPGA).
21     # Python sleep pauses execution for specified milliseconds.
22     return (acc, f"DELAY {data}ms")
23
24 elif opcode == "error":
25     return (acc, f"ERROR: {data}")
26     # Pass through error message without executing.
27
28 else:
29     new_acc = send(opcode, data)
30     # For all other instructions: send to FPGA via SPI.
31     # send() returns the NEW accumulator value from FPGA.
32
33     mnem = {v[0]:k for k,v in INSTR.items()}.get(opcode, "???" )
34     # Reverse lookup: find mnemonic string from opcode value.
35     # Creates a temporary reverse dictionary: {0x01:"lda", 0x02:"add
36     ", ...}
37     # .get(opcode, "???" ) returns mnemonic or "???" if not found.
38
39     if mnem in ("lda","add","sub","and","or","xor"):
40         return (new_acc, f"{mnem.upper():4s} {data:3d}  -> Acc = {
41 new_acc}")
42         # Format: "LDA    10  -> Acc = 10"
43
44     elif mnem == "sense":
45         status = "DETECTED" if new_acc else "CLEAR"
46         return (new_acc, f"SENSE      -> Acc = {new_acc} ({status})")
47         # Format: "SENSE      -> Acc = 1 (DETECTED)" or "Acc = 0 (
48 CLEAR)"
49
50     elif mnem == "out":
51         return (new_acc, f"OUT    {data:3d}  -> LED = 0x{data:02X}")
52         # Format: "OUT    255  -> LED = 0xFF"
53
54     else:
55         return (new_acc, f"{mnem.upper():4s}          -> Acc = {new_acc
56 }")
57         # Default format for INC, DEC, LSL, LSR.

```

Listing 38: exec_line Function

7.11 Function: execute_buffer(buffer, loop_mode=False)

```

1 def execute_buffer(buffer, loop_mode=False):

```

```

2  # Executes all instructions in the buffer.
3  # Parameters:
4  #   buffer: list of (line_num, raw_text, parsed_tuple)
5  #   loop_mode: if True, repeats indefinitely until Ctrl+C
6
7  print("\n" + "-" * 45)
8  print("  EXECUTING" + (" IN LOOP (Ctrl+C to stop)" if loop_mode else
9  ""))
10 print("-" * 45)
11 # Print header showing execution mode.
12
13 try:
14     while True:
15         acc = 0
16         # Reset accumulator to 0 at start of each execution cycle.
17         # (Note: FPGA accumulator also resets when buffer starts)
18
19         for ln, raw, parsed in buffer:
20             if parsed is None:
21                 continue
22             # Skip empty/comment lines (parsed=None).
23
24             acc, desc = exec_line(parsed, acc)
25             # Execute one instruction, get new accumulator and
26             # description.
27
28             print(f"  [{ln:2d}] {desc}")
29             # Print formatted output: "[ 1] LDA    10  -> Acc = 10"
30
31             if not loop_mode:
32                 break
33             # If not in loop mode, exit after one pass.
34
35             print("  --- loop restart ---")
36             time.sleep_ms(100)
37             # In loop mode, wait 100ms and restart from first
38             # instruction.
39
40 except KeyboardInterrupt:
41     print("\n  [BREAK] Loop stopped by user.")
42     # Catch Ctrl+C to gracefully stop loop mode.
43
44     send(OP_MOV_PORT16, 0x00)
45     # Turn off LED by sending OUT 0x00 after execution ends.
46
47     print("-" * 45)
48     print(f"  DONE. Final Acc = {acc}")
49     print("-" * 45)

```

Listing 39: execute_buffer Function

7.12 Function: print_help()

```

1 def print_help():
2     print("")
3     # Prints a formatted help box showing all available instructions and
4     # commands.

```

```

4     # Uses box-drawing characters for nice terminal display.
5     # Shows: LDA, ADD, SUB, AND, OR, XOR, INC, DEC, LSL, LSR, OUT, OUTA,
        SENSE, DELAY
6     # And terminal commands: execute, loop, clear, list, help, quit
7     # (Full help text omitted for brevity; actual implementation prints
        detailed help.)

```

Listing 40: print_help Function

7.13 Main Program (Entry Point)

```

1 print("=" * 50)
2 print("  VECTOR8_CPU ASSEMBLY TERMINAL")
3 print("=" * 50)
4 print("  Type 'help' for commands. 'execute' to run code.")
5 print("=" * 50)
6 # Prints welcome banner when script starts.
7
8 reset_fpga()
9 # Reset FPGA to ensure clean state before accepting instructions.
10
11 buffer = []
12 # Empty list to store instructions. Each element is a tuple:
13 # (line_number, raw_text, parsed_tuple)
14
15 line_num = 1
16 # Counter for line numbers (starts at 1).
17
18 while True:
19     try:
20         cmd = input(f"\n[{line_num:2d}]> ").strip()
21         # Prompt user with line number. Example: "[ 1]> "
22         # .strip() removes leading/trailing whitespace.
23
24     except (EOFError, KeyboardInterrupt):
25         print("\nExiting...")
26         send(OP_MOV_PORT16, 0x00)
27         break
28     # Handle Ctrl+D (EOF) or Ctrl+C by exiting cleanly.
29     # Turn off LED before exiting.
30
31     if not cmd:
32         continue
33     # Skip empty input.
34
35     low = cmd.lower()
36     # Convert to lowercase for command matching.
37
38     if low in ("quit", "q", "exit"):
39         send(OP_MOV_PORT16, 0x00)
40         print("Goodbye!")
41         break
42     # QUIT command: turn off LED and exit.
43
44     elif low == "help" or low == "h":
45         print_help()
46         continue

```

```

47 # HELP command: show instruction reference.
48
49 elif low == "clear":
50     buffer = []
51     line_num = 1
52     print(" [CLEARED] Buffer empty.")
53     continue
54 # CLEAR command: erase all buffered instructions, reset line counter
55 .
56
57 elif low == "list":
58     if not buffer:
59         print(" [EMPTY] No code.")
60     else:
61         for ln, raw, _ in buffer:
62             print(f" {ln:2d}: {raw}")
63         continue
64 # LIST command: display all buffered instructions with line numbers.
65
66 elif low == "execute" or low == "run" or low == "exec":
67     execute_buffer(buffer, loop_mode=False)
68     continue
69 # EXECUTE command: run all buffered instructions ONCE.
70
71 elif low == "loop":
72     execute_buffer(buffer, loop_mode=True)
73     continue
74 # LOOP command: run all buffered instructions continuously.
75
76 # If not a command, parse as assembly instruction
77 parsed = parse_line(cmd)
78 if parsed and parsed[0] == "error":
79     print(f" [ERROR] {parsed[1]}")
80 else:
81     buffer.append((line_num, cmd, parsed))
82     print(f" [OK] Line {line_num}")
83     line_num += 1
84 # Parse user input as assembly instruction.
85 # If valid: add to buffer, print OK, increment line number.
86 # If error: print error message, do not add to buffer.

```

Listing 41: Main Program

8 Appendix A: Complete Code Listings

8.1 Complete SPI_TARGET.V

```
1 // Full code as shown in Section A
2 module spi_target #(
3     parameter CPOL    = 1'b0,
4     parameter CPHA    = 1'b0,
5     parameter WIDTH   = 8,
6     parameter LSB     = 1'b0
7 ) (
8     input                i_clk,
9     input                i_rst_n,
10    input                i_enable,
11    input                i_ss_n,
12    input                i_sck,
13    input                i_mosi,
14    output               o_miso,
15    output               o_miso_oe,
16    output reg [WIDTH-1:0] o_rx_data,
17    output reg           o_rx_data_valid,
18    input                [WIDTH-1:0] i_tx_data,
19    output               o_tx_data_hold
20 );
21
22 // Internal signals
23 reg [2:0] r_ss_n_sync, r_sck_sync;
24 reg [$clog2(WIDTH)-1:0] r_transmission_count;
25 reg [WIDTH-1:0] r_miso_data;
26 wire           w_sck_r_edge, w_sck_f_edge, w_sck_edge,
27             w_sck_edge_op;
28
29 // Synchronization
30 always @(posedge i_clk or negedge i_rst_n) begin
31     if (!i_rst_n) begin
32         r_ss_n_sync <= 'b111;
33     end else if (i_enable) begin
34         r_ss_n_sync <= {r_ss_n_sync[1:0], i_ss_n};
35     end else begin
36         r_ss_n_sync <= 'b111;
37     end
38 end
39
40 always @(posedge i_clk or negedge i_rst_n) begin
41     if (!i_rst_n) begin
42         r_sck_sync <= 'h0;
43     end else if (i_enable) begin
44         r_sck_sync <= {r_sck_sync[1:0], i_sck};
45     end else begin
46         r_sck_sync <= 'h0;
47     end
48 end
49
50 // Edge detection
51 assign w_sck_r_edge = ~r_sck_sync[2] & r_sck_sync[1];
52 assign w_sck_f_edge = r_sck_sync[2] & ~r_sck_sync[1];
53 assign w_sck_edge   = (CPHA^CPOL) ? w_sck_f_edge : w_sck_r_edge;
```

```

53 assign w_sck_edge_op = (CPHA^CPOL) ? w_sck_r_edge : w_sck_f_edge;
54
55 // Bit counter
56 always @(posedge i_clk or negedge i_rst_n) begin
57     if (!i_rst_n) begin
58         r_transmission_count <= 'h0;
59     end else if (!i_enable || r_ss_n_sync[1]) begin
60         r_transmission_count <= 'h0;
61     end else if (w_sck_edge) begin
62         if (r_transmission_count == WIDTH-1) begin
63             r_transmission_count <= 'h0;
64         end else begin
65             r_transmission_count <= r_transmission_count + 1;
66         end
67     end
68 end
69
70 // Receive shift register
71 always @(posedge i_clk or negedge i_rst_n) begin
72     if (!i_rst_n) begin
73         o_rx_data <= 'h0;
74     end else if (w_sck_edge) begin
75         if (LSB) begin
76             o_rx_data <= {i_mosi, o_rx_data[WIDTH-1:1]};
77         end else begin
78             o_rx_data <= {o_rx_data[WIDTH-2:0], i_mosi};
79         end
80     end
81 end
82
83 // Data valid signal
84 always @(posedge i_clk or negedge i_rst_n) begin
85     if (!i_rst_n) begin
86         o_rx_data_valid <= 1'b0;
87     end else if (r_ss_n_sync[1] || (r_transmission_count == 0 &&
88 w_sck_edge)) begin
89         o_rx_data_valid <= 1'b0;
90     end else if (w_sck_edge && r_transmission_count == WIDTH-1) begin
91         o_rx_data_valid <= 1'b1;
92     end
93 end
94
95 // Transmit hold signal
96 assign o_tx_data_hold = (~CPHA & r_ss_n_sync[2] & ~r_ss_n_sync[1]) | (
97     r_transmission_count == 0 & w_sck_edge_op);
98
99 // Transmit shift register
100 always @(posedge i_clk or negedge i_rst_n) begin
101     if (!i_rst_n) begin
102         r_miso_data <= 'h0;
103     end else if (o_tx_data_hold) begin
104         r_miso_data <= i_tx_data;
105     end else if (w_sck_edge_op) begin
106         if (LSB) begin
107             r_miso_data <= r_miso_data >> 1;
108         end else begin
109             r_miso_data <= r_miso_data << 1;
110         end
111     end
112 end

```



```

109     end
110 end
111
112 // MISO output assignments
113 assign o_miso      = (LSB) ? r_miso_data[0] : r_miso_data[WIDTH-1];
114 assign o_miso_oe   = ~r_ss_n_sync[2];
115
116 endmodule

```

Listing 42: Complete SPI Target Module

8.2 Complete TOP.V

```

1 (* top *) module top (
2     (* iopad_external_pin, clkbuf_inhibit *) input clk,
3     (* iopad_external_pin *) output clk_en,
4     (* iopad_external_pin *) input rst_n,
5     (* iopad_external_pin *) input spi_ss_n,
6     (* iopad_external_pin *) input spi_sck,
7     (* iopad_external_pin *) input spi_mosi,
8     (* iopad_external_pin *) output spi_miso,
9     (* iopad_external_pin *) output spi_miso_en,
10    (* iopad_external_pin *) input echo,
11    (* iopad_external_pin *) output trig,
12    (* iopad_external_pin *) output trig_en,
13    (* iopad_external_pin *) output led16,
14    (* iopad_external_pin *) output led16_en,
15    (* iopad_external_pin *) output object_detected_pin,
16    (* iopad_external_pin *) output object_detected_en
17 );
18
19 // Output enables
20 assign clk_en          = 1'b1;
21 assign trig_en         = 1'b1;
22 assign led16_en        = 1'b1;
23 assign object_detected_en = 1'b1;
24
25 // Internal signals
26 wire [7:0] spi_rx_data;
27 wire spi_rx_valid;
28 reg spi_rx_valid_d;
29 reg [4:0] r_opcode;
30 reg [7:0] r_data;
31 reg byte_cnt;
32 reg step_pulse;
33 wire object_detected;
34 wire [7:0] cpu_pc;
35 wire [7:0] cpu_acc;
36 wire [7:0] port16_pattern;
37
38 // SPI target instantiation
39 spi_target #( .WIDTH(8) ) u_spi_target (
40     .i_clk(clk), .i_rst_n(rst_n), .i_enable(1'b1),
41     .i_ss_n(spi_ss_n), .i_sck(spi_sck), .i_mosi(spi_mosi),
42     .o_miso(spi_miso), .o_miso_oe(spi_miso_en),
43     .o_rx_data(spi_rx_data), .o_rx_data_valid(spi_rx_valid),
44     .i_tx_data(cpu_acc), .o_tx_data_hold()

```

```

45 );
46
47 // SPI command decoder
48 always @(posedge clk or negedge rst_n) begin
49     if (!rst_n) begin
50         byte_cnt <= 0;
51         step_pulse <= 0;
52         spi_rx_valid_d <= 0;
53     end else begin
54         spi_rx_valid_d <= spi_rx_valid;
55         step_pulse <= 0;
56         if (spi_rx_valid && !spi_rx_valid_d) begin
57             if (byte_cnt == 0) begin
58                 r_opcode <= spi_rx_data[4:0];
59                 byte_cnt <= 1;
60             end else begin
61                 r_data <= spi_rx_data;
62                 byte_cnt <= 0;
63                 step_pulse <= 1;
64             end
65         end
66         if (spi_ss_n) byte_cnt <= 0;
67     end
68 end
69
70 // Ultrasonic sensor instantiation
71 ultrasonic_sensor #(.CLK_FREQ(50000000), .MAX_DIST_CM(20))
72     u_sensor (.clk(clk), .echo(echo), .trig(trig),
73             .object_detected(object_detected));
74 assign object_detected_pin = object_detected;
75
76 // CPU instantiation
77 cpu_core u_cpu (
78     .clk(clk), .rst_n(rst_n), .i_step(step_pulse),
79     .opcode(r_opcode), .data_in(r_data),
80     .sensor_in(object_detected),
81     .pc(cpu_pc), .acc(cpu_acc), .port16_pattern(port16_pattern)
82 );
83
84 // LED pattern sequencer
85 localparam CLK_FREQ      = 50_000_000;
86 localparam SLOT_MS       = 250;
87 localparam SLOT_CYCLES   = (CLK_FREQ / 1000) * SLOT_MS;
88 reg [31:0] slot_counter;
89 reg [2:0] bit_index;
90 always @(posedge clk or negedge rst_n) begin
91     if (!rst_n) begin
92         slot_counter <= 0;
93         bit_index <= 0;
94     end else if (slot_counter >= SLOT_CYCLES - 1) begin
95         slot_counter <= 0;
96         bit_index <= bit_index + 1;
97     end else begin
98         slot_counter <= slot_counter + 1;
99     end
100 end
101 assign led16 = port16_pattern[7 - bit_index];
102

```

Listing 43: Complete Top Module

8.3 Complete CPU_CORE.V

```

1 module cpu_core (
2   input  clk, rst_n, i_step,
3   input  [4:0] opcode,
4   input  [7:0] data_in,
5   input  sensor_in,
6   output reg [7:0] pc, acc, port16_pattern
7 );
8
9   wire [7:0] alu_out;
10  wire alu_zero;
11  reg  z_flag;
12
13  alu_8bit u_alu (
14    .a_reg(acc), .data_in(data_in), .opcode(opcode),
15    .out(alu_out), .zero(alu_zero)
16  );
17
18  always @(posedge clk or negedge rst_n) begin
19    if (!rst_n) begin
20      pc          <= 8'h00;
21      acc         <= 8'h00;
22      z_flag      <= 1'b0;
23      port16_pattern <= 8'h00;
24    end else if (i_step) begin
25      pc <= pc + 1'b1;
26      case (opcode)
27        5'h01, 5'h02, 5'h03, 5'h04, 5'h05, 5'h06,
28        5'h07, 5'h08, 5'h09, 5'h0A, 5'h0B, 5'h0C: begin
29          acc      <= alu_out;
30          z_flag   <= alu_zero;
31        end
32        5'h0D: pc <= data_in;
33        5'h0E: if (z_flag) pc <= data_in;
34        5'h0F: if (!z_flag) pc <= data_in;
35        5'h10: begin
36          acc      <= {7'b0, sensor_in};
37          z_flag   <= !sensor_in;
38        end
39        5'h12: port16_pattern <= data_in;
40        default: ;
41      endcase
42    end
43  end
44 endmodule

```

Listing 44: Complete CPU Core

8.4 Complete ALU_8BIT.V

```

1 module alu_8bit (
2     input  [7:0] a_reg, data_in,
3     input  [4:0] opcode,
4     output reg [7:0] out,
5     output wire zero
6 );
7     always @(*) begin
8         case (opcode)
9             5'h01: out = data_in;
10            5'h02: out = a_reg + data_in;
11            5'h03: out = a_reg - data_in;
12            5'h04: out = a_reg & data_in;
13            5'h05: out = a_reg | data_in;
14            5'h06: out = a_reg ^ data_in;
15            5'h07: out = a_reg << 1;
16            5'h08: out = a_reg >> 1;
17            5'h09: out = {a_reg[6:0], a_reg[7]};
18            5'h0A: out = {a_reg[0], a_reg[7:1]};
19            5'h0B: out = a_reg + 1'b1;
20            5'h0C: out = a_reg - 1'b1;
21            default: out = a_reg;
22        endcase
23    end
24    assign zero = (out == 8'b0);
25 endmodule

```

Listing 45: Complete ALU

8.5 Complete ULTRASONIC_SENSOR.V

```

1 module ultrasonic_sensor #(
2     parameter CLK_FREQ      = 50000000,
3     parameter TRIG_PULSE_US = 10,
4     parameter MAX_DIST_CM   = 20
5 ) (
6     input      clk, echo,
7     output reg trig, object_detected
8 );
9
10 localparam MAX_ECHO_TIME_US = (MAX_DIST_CM * 1000 * 1000) / 17150;
11 localparam MAX_COUNT        = (MAX_ECHO_TIME_US * (CLK_FREQ / 1000000)
12 );
13 localparam DEBOUNCE_CNT_LIMIT = 500000;
14
15 reg [31:0] echo_count = 0;
16 reg        echo_prev = 0;
17 reg [31:0] trig_counter = 0;
18 reg        detect      = 0;
19 reg [31:0] debounce_clk_cnt = 0;
20
21 always @(posedge clk) begin
22     if (trig_counter < (CLK_FREQ * 60_000 / 1_000_000))
23         trig_counter <= trig_counter + 1;
24     else
25         trig_counter <= 0;
26     if (trig_counter < (TRIG_PULSE_US * (CLK_FREQ / 1_000_000)))
27         trig <= 1;

```

```

27     else
28         trig <= 0;
29     end
30
31     always @(posedge clk) begin
32         echo_prev <= echo;
33         if (~echo_prev && echo)
34             echo_count <= 0;
35         else if (echo)
36             echo_count <= echo_count + 1;
37         if (echo_prev && ~echo) begin
38             if (echo_count <= MAX_COUNT)
39                 detect <= 1;
40             else
41                 detect <= 0;
42         end
43     end
44
45     always @(posedge clk) begin
46         if ((object_detected != detect) && (debounce_clk_cnt <
47             DEBOUNCE_CNT_LIMIT)) begin
48             debounce_clk_cnt <= debounce_clk_cnt + 1;
49         end else if (debounce_clk_cnt == DEBOUNCE_CNT_LIMIT) begin
50             object_detected <= detect;
51             debounce_clk_cnt <= 0;
52         end else begin
53             debounce_clk_cnt <= 0;
54         end
55     end
56 endmodule

```

Listing 46: Complete Ultrasonic Sensor

8.6 Complete ASM_TERMINAL.PY

```

1 from machine import Pin, SPI
2 import time
3
4 SCK, CS, MOSI, MISO, RST = 2, 1, 3, 0, 14
5
6 OP_NOP = 0x00
7 OP_LDA = 0x01
8 OP_ADD = 0x02
9 OP_SUB = 0x03
10 OP_AND = 0x04
11 OP_OR = 0x05
12 OP_XOR = 0x06
13 OP_LSL = 0x07
14 OP_LSR = 0x08
15 OP_INC = 0x0B
16 OP_DEC = 0x0C
17 OP_READ_SENSOR = 0x10
18 OP_MOV_PORT16 = 0x12
19
20 INSTR = {
21     "lda": (OP_LDA, True), "add": (OP_ADD, True), "sub": (OP_SUB, True),
22     "and": (OP_AND, True), "or": (OP_OR, True), "xor": (OP_XOR, True),

```

```

23     "inc": (OP_INC, False), "dec": (OP_DEC, False),
24     "lsl": (OP_LSL, False), "lsr": (OP_LSR, False),
25     "sense": (OP_READ_SENSOR, False),
26     "out": (OP_MOV_PORT16, True),
27 }
28
29 rst = Pin(RST, Pin.OUT, value=1)
30 cs = Pin(CS, Pin.OUT, value=1)
31 spi = SPI(0, baudrate=50_000, polarity=0, phase=0, bits=8,
32         sck=Pin(SCK), mosi=Pin(MOSI), miso=Pin(MISO))
33
34 def reset_fpga():
35     rst.value(0); time.sleep_ms(200)
36     rst.value(1); time.sleep_ms(300)
37
38 def send(opcode, data):
39     cs.value(0)
40     spi.write(bytes([opcode & 0x1F, data & 0xFF]))
41     cs.value(1); time.sleep_ms(20)
42     rx = bytearray(2)
43     cs.value(0)
44     spi.write_readinto(bytes([OP_NOP, 0x00]), rx)
45     cs.value(1)
46     return rx[1]
47
48 def parse_val(s):
49     s = s.strip().lower()
50     if s.startswith("0x"): return int(s, 16)
51     if s.startswith("0b"): return int(s, 2)
52     return int(s)
53
54 def parse_line(line):
55     line = line.strip()
56     if not line or line.startswith(";") or line.startswith("#"):
57         return None
58     parts = line.split()
59     mnem = parts[0].lower()
60     if mnem == "outa":
61         return ("outa", 0)
62     if mnem == "delay":
63         if len(parts) < 2: return ("error", "DELAY needs value")
64         return ("delay", parse_val(parts[1]))
65     if mnem not in INSTR:
66         return ("error", f"Unknown: {mnem}")
67     opcode, needs_data = INSTR[mnem]
68     if needs_data:
69         if len(parts) < 2: return ("error", f"{mnem.upper()} needs value")
70         return (opcode, parse_val(parts[1]))
71     return (opcode, 0)
72
73 def exec_line(parsed, acc):
74     opcode, data = parsed
75     if opcode == "outa":
76         send(OP_MOV_PORT16, acc)
77         return (acc, f"OUTA      -> LED = 0x{acc:02X}")
78     elif opcode == "delay":
79         time.sleep_ms(data)

```

```

80     return (acc, f"DELAY {data}ms")
81 elif opcode == "error":
82     return (acc, f"ERROR: {data}")
83 else:
84     new_acc = send(opcode, data)
85     mnem = {v[0]:k for k,v in INSTR.items()}.get(opcode, "???)
86     if mnem in ("lda","add","sub","and","or","xor"):
87         return (new_acc, f"{mnem.upper():4s} {data:3d}  -> Acc = {
new_acc}")
88     elif mnem == "sense":
89         status = "DETECTED" if new_acc else "CLEAR"
90         return (new_acc, f"SENSE      -> Acc = {new_acc} ({status})")
91     elif mnem == "out":
92         return (new_acc, f"OUT    {data:3d}  -> LED = 0x{data:02X}")
93     else:
94         return (new_acc, f"{mnem.upper():4s}          -> Acc = {new_acc
}")
95
96 def execute_buffer(buffer, loop_mode=False):
97     print("\n" + "-" * 45)
98     print("  EXECUTING" + (" IN LOOP (Ctrl+C to stop)" if loop_mode else
""))
99     print("-" * 45)
100    try:
101        while True:
102            acc = 0
103            for ln, raw, parsed in buffer:
104                if parsed is None:
105                    continue
106                acc, desc = exec_line(parsed, acc)
107                print(f"  [{ln:2d}] {desc}")
108                if not loop_mode:
109                    break
110                print("  --- loop restart ---")
111                time.sleep_ms(100)
112    except KeyboardInterrupt:
113        print("\n  [BREAK] Loop stopped by user.")
114    send(OP_MOV_PORT16, 0x00)
115    print("-" * 45)
116    print(f"  DONE. Final Acc = {acc}")
117    print("-" * 45)
118
119 def print_help():
120     print("")
121     print("  Available instructions:")
122     print("    LDA  <val>    ADD  <val>    SUB  <val>")
123     print("    AND  <val>    OR   <val>    XOR  <val>")
124     print("    INC                DEC                LSL                LSR")
125     print("    OUT  <val>    OUTA                SENSE")
126     print("    DELAY <ms>")
127     print("")
128     print("  Terminal commands:")
129     print("    execute  - run code once")
130     print("    loop     - run code continuously")
131     print("    clear    - clear buffer")
132     print("    list     - show buffered instructions")
133     print("    help     - this help")
134     print("    quit     - exit")

```

```

135
136 print("=" * 50)
137 print("  VECTOR8_CPU ASSEMBLY TERMINAL")
138 print("=" * 50)
139 print("  Type 'help' for commands. 'execute' to run code.")
140 print("=" * 50)
141
142 reset_fpga()
143 buffer = []
144 line_num = 1
145
146 while True:
147     try:
148         cmd = input(f"\n[{line_num:2d}]> ").strip()
149     except (EOFError, KeyboardInterrupt):
150         print("\nExiting...")
151         send(OP_MOV_PORT16, 0x00)
152         break
153
154     if not cmd:
155         continue
156
157     low = cmd.lower()
158     if low in ("quit", "q", "exit"):
159         send(OP_MOV_PORT16, 0x00)
160         print("Goodbye!")
161         break
162     elif low == "help" or low == "h":
163         print_help()
164         continue
165     elif low == "clear":
166         buffer = []
167         line_num = 1
168         print("  [CLEARED] Buffer empty.")
169         continue
170     elif low == "list":
171         if not buffer:
172             print("  [EMPTY] No code.")
173         else:
174             for ln, raw, _ in buffer:
175                 print(f"    {ln:2d}: {raw}")
176             continue
177     elif low == "execute" or low == "run" or low == "exec":
178         execute_buffer(buffer, loop_mode=False)
179         continue
180     elif low == "loop":
181         execute_buffer(buffer, loop_mode=True)
182         continue
183
184     parsed = parse_line(cmd)
185     if parsed and parsed[0] == "error":
186         print(f"  [ERROR] {parsed[1]}")
187     else:
188         buffer.append((line_num, cmd, parsed))
189         print(f"  [OK] Line {line_num}")
190         line_num += 1

```

Listing 47: Complete Assembly Terminal

9 Appendix B: Instruction Set Reference

The following table summarizes the VECTOR8_CPU instruction set, derived from the opcode constants defined in the RP2040 assembly terminal.

Mnemonic	Opcode (hex)	Operand	Description
LDA	0x01	8-bit value	Load immediate value into accumulator
ADD	0x02	8-bit value	Add value to accumulator
SUB	0x03	8-bit value	Subtract value from accumulator
AND	0x04	8-bit value	Bitwise AND accumulator with value
OR	0x05	8-bit value	Bitwise OR accumulator with value
XOR	0x06	8-bit value	Bitwise XOR accumulator with value
LSL	0x07	None	Logical shift left accumulator
LSR	0x08	None	Logical shift right accumulator
INC	0x0B	None	Increment accumulator by 1
DEC	0x0C	None	Decrement accumulator by 1
SENSE	0x10	None	Read ultrasonic sensor into accumulator
OUT	0x12	8-bit value	Write value to LED port

Table 1: VECTOR8_CPU Instruction Set

Note: The instructions JMP, JZ, JNZ are also implemented in the CPU but are not exposed via the assembly terminal’s mnemonic map. They can be used by sending raw opcodes (0x0D, 0x0E, 0x0F) if needed.

10 Appendix C: Hardware Pin Mapping

The table below shows the physical connections between the RP2040 and the FPGA.

RP2040 GPIO	Signal	Description
GPIO2	SCK	SPI Clock (output)
GPIO1	CS	SPI Chip Select (active low output)
GPIO3	MOSI	SPI Data Out (output)
GPIO0	MISO	SPI Data In (input)
GPIO14	RST	FPGA Reset (active low output)

Table 2: RP2040 to FPGA SPI Connections

11 Appendix D: Usage Instructions

11.1 Flashing the FPGA

1. Compile the Verilog design to a bitstream file (e.g., `FPGA_bitstream_MCU.bin`).
2. Use the `main.py` script (or the `shrike` library) to flash the FPGA.
3. After flashing, the FPGA will reconfigure with the VECTOR8_CPU design.

11.2 Running the Assembly Terminal

1. Upload `asm_terminal.py` to the RP2040 (e.g., using Thonny).
2. Connect the RP2040 via USB and run the script.
3. Type assembly instructions line by line.
4. Use `execute` to run the buffered code once, or `loop` to run it continuously.