
Verilog RTL Modules
(Unprotected, Masked, Hiding, Morphing)
Vivado Automated PnR
(Kintex UltraScale+)
Gate-Level Netlist
& Routing Delays
XSim Gate-Level Simulation
(100,000 Fixed/Random Traces)
Massive VCD Dump
+ SDF Back-Annotation
Python Hamming Distance Extractor
(Cycle-by-cycle physical wire toggles)
Welch's T-Test Evaluation
(Max |t|-value)