













TLV3501, TLV3502

SBOS321E - MARCH 2005-REVISED APRIL 2016

TLV350x 4.5-ns, Rail-to-Rail, High-Speed Comparator in Microsize Packages

Features

High Speed: 4.5 ns

Rail-to-Rail I/O

Supply Voltage: 2.7 V to 5.5 V Push-Pull CMOS Output Stage

Shutdown (TLV3501 Only)

Micro Packages: 6-Pin SOT-23 (Single), 8-Pin SOT-23 (Dual)

Low Supply Current: 3.2 mA

Applications

- Automatic Test Equipment
- Wireless Base Stations
- Threshold Detectors
- **Zero-Crossing Detectors**
- Window Comparators

3 Description

The TLV350x family of push-pull output comparators feature a fast 4.5-ns propagation delay and operation from 2.7 V to 5.5 V. Beyond-the-rails input commonmode range makes it an ideal choice for low-voltage applications. The rail-to-rail output directly drives either CMOS or TTL logic.

Microsize packages provide options for portable and space-restricted applications. The single (TLV3501) is available in 6-pin SOT-23 and 8-pin SO packages. The dual (TLV3502) comes in the 8-pin SOT-23 and 8-pin SO packages.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | | |
|-------------|------------|-------------------|--|--|--|--|
| TLV3501 | SOT-23 (6) | 1.60 mm × 2.90 mm | | | | |
| | SOIC (8) | 3.91 mm × 4.90 mm | | | | |
| TLV/2502 | SOT-23 (8) | 1.63 mm × 2.90 mm | | | | |
| TLV3502 | SOIC (8) | 3.91 mm × 4.90 mm | | | | |

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Propagation Delay vs Overdrive Voltage






Table of Contents

| | Frational | | 7.4 Davisa Functional Madea | 4.4 |
|---|---------------------------------------|----|--------------------------------------|-----|
| 1 | Features 1 | _ | 7.4 Device Functional Modes | |
| 2 | Applications 1 | 8 | Application and Implementation | |
| 3 | Description 1 | | 8.1 Application Information | |
| 4 | Revision History2 | | 8.2 Typical Application | 12 |
| 5 | Pin Configuration and Functions | 9 | Power Supply Recommendations | 15 |
| 6 | Specifications4 | 10 | Layout | 15 |
| - | 6.1 Absolute Maximum Ratings 4 | | 10.1 Layout Guidelines | 15 |
| | 6.2 ESD Ratings | | 10.2 Layout Examples | 16 |
| | 6.3 Recommended Operating Conditions4 | 11 | Device and Documentation Support | 17 |
| | 6.4 Thermal Information: TLV3501 4 | | 11.1 Device Support | 17 |
| | 6.5 Thermal Information: TLV3502 5 | | 11.2 Documentation Support | 17 |
| | 6.6 Electrical Characteristics5 | | 11.3 Related Links | 17 |
| | 6.7 Switching Characteristics 6 | | 11.4 Community Resource | 17 |
| | 6.8 Typical Characteristics | | 11.5 Trademarks | 17 |
| 7 | Detailed Description 10 | | 11.6 Electrostatic Discharge Caution | 17 |
| - | 7.1 Overview | | 11.7 Glossary | 18 |
| | 7.2 Functional Block Diagram | 12 | Mechanical, Packaging, and Orderable | |
| | 7.3 Feature Description | | Information | 18 |
| | · | | | |

4 Revision History

Changes from Revision D (July 2005) to Revision E


Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section




5 Pin Configuration and Functions

TLV3501: DBV Package 6-Pin SOT-23 Top View



 Pin 1 of the 6-pin SOT-23 is determined by orienting the package marking as indicated on the diagram.

TLV3501: D Package 8-Pin SOIC Top View




(1) NC indicates no internal connection.

Pin Functions: TLV3501

| | PIN | | 1/0 | DESCRIPTION | |
|------|------|--------|---------------------------------|---|--|
| NAME | SOIC | SOT-23 | I/O | DESCRIPTION | |
| -IN | 2 | 1 | 1 | Negative (inverting) input | |
| +IN | 3 | 3 | I Positive (noninverting) input | | |
| NC | 1, 5 | _ | _ | No internal connection (can be left floating) | |
| OUT | 6 | 5 | 0 | Output | |
| SHDN | 8 | 6 | _ | Shutdown (the device is idle when this pin is not in use) | |
| V- | 4 | 2 | _ | Negative (lowest) power supply | |
| V+ | 7 | 4 | _ | Positive (highest) power supply | |

TLV3502: DCN and D Packages 8-Pin SOT-23 and SOIC Top View



Pin Functions: TLV3502

| P | IN | 1/0 | DESCRIPTION | |
|-------|-----|-----|---------------------------------|--|
| NAME | NO. | I/O | | |
| –IN A | 2 | I | Inverting input, channel A | |
| +IN A | 1 | I | Noninverting input, channel A | |
| –IN B | 4 | I | Inverting input, channel B | |
| +IN B | 3 | I | Noninverting input, channel B | |
| OUT A | 7 | 0 | Output, channel A | |
| OUT B | 6 | 0 | Output, channel B | |
| V- | 5 | _ | Negative (lowest) power supply | |
| V+ | 8 | _ | Positive (highest) power supply | |

Copyright © 2005–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-------------|---------------------------|------------|---------------------------|------|
| Valtage | Supply | | 5.5 | V |
| Voltage | Signal input terminal (2) | (V-) - 0.3 | (V+) + 0.3 | V |
| Current | Signal input terminal (2) | | 10 | mA |
| Current | Output short circuit (3) | | 5.5 V 0.3 (V+) + 0.3 V | mA |
| | Operating, T _A | -40 | 125 | °C |
| Temperature | Junction, T _J | | 150 | °C |
| | Storage, T _{stg} | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------|--|---|-------|------|
| V | Flactrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±3000 | \/ |
| V(ESD) | V _(ESD) Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted).

| | | MIN | NOM | MAX | UNIT |
|----------|---|------------|-----|------------|------|
| Vs | Supply voltage | 2.2 | 2.7 | 5.5 | V |
| V_{IL} | Low-level input voltage, SHDN (comparator is enabled) (1) | | | (V+) - 1.7 | V |
| V_{IH} | High-level input voltage, SHDN (comparator is disabled) (1) | (V+) - 0.9 | | | V |
| T_A | Operating temperature | -40 | | 125 | °C |

¹⁾ When the SHDN pin is within 0.9 V of the most positive supply, the part is disabled. When it is more than 1.7 V below the most positive supply, the part is enabled.

6.4 Thermal Information: TLV3501

| | | TLV3 | TLV3501 | | |
|-----------------------|--|--------------|--------------------------------------|------|--|
| | THERMAL METRIC ⁽¹⁾ | DBV (SOT-23) | 6 PINS 8 PINS 192.2 129.5 134.8 75.9 | UNIT | |
| | | 6 PINS | 8 PINS | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 192.2 | 129.5 | °C/W | |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 134.8 | 75.9 | °C/W | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 37.1 | 69.8 | °C/W | |
| ΨЈΤ | Junction-to-top characterization parameter | 28.3 | 29.7 | °C/W | |
| ΨЈВ | Junction-to-board characterization parameter | 36.7 | 69.3 | °C/W | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | _ | _ | °C/W | |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TLV3501 TLV3502

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails must be current-limited to 10 mA or less.

⁽³⁾ Short-circuit to ground, one comparator per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Thermal Information: TLV3502

| | | TLV | | |
|------------------------|--|----------|--------------|------|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC) | DCN (SOT-23) | UNIT |
| | | 8 PINS | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 116.4 | 191.6 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 61.7 | 43.9 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 57 | 120.3 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 18.5 | 14.4 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 56.5 | 118.6 | °C/W |
| R ₀ JC(bot) | Junction-to-case (bottom) thermal resistance | _ | _ | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.6 Electrical Characteristics

At $T_A = 25$ °C and $V_S = 2.7$ V to 5.5 V, unless otherwise noted.

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|-----------------------------------|--|--|------------|-----------------------|------------|---------|--|
| OFFSET V | OLTAGE | | | | | | |
| Vos | Input offset voltage (1) | $V_{CM} = 0 \text{ V}, I_{O} = 0 \text{ mA}$ | | ±1 | ±6.5 | mV | |
| dV _{OS} /dT | Input offset voltage vs temperature | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | ±5 | | μV/°C | |
| PSRR | Input offset voltage vs power supply | V _S = 2.7 V to 5.5 V | | 100 | 400 | μV/V | |
| | Input hysteresis | | | 6 | | mV | |
| INPUT BIA | S CURRENT | | | | <u> </u> | | |
| I _B | Input bias current ⁽²⁾ | $V_{CM} = V_{CC}/2$ | | ±2 | ±10 | рА | |
| Ios | Input offset current ⁽²⁾⁽³⁾ | $V_{CM} = V_{CC}/2$ | | ±2 | ±10 | рА | |
| INPUT VO | LTAGE RANGE | | I | | <u>'</u> | | |
| V _{CM} | Common-mode voltage range | | (V-) - 0.2 | | (V+) - 0.2 | V | |
| | | $V_{CM} = -0.2 \text{ V to (V+)} + 0.2 \text{ V}$ | 57 | 70 | | | |
| CMRR | Common-mode rejection ratio | $V_{CM} = -0.2 \text{ V to (V+)} + 0.2 \text{ V},$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | 55 | | | dB | |
| INPUT IMP | PEDANCE | | | | <u> </u> | | |
| | Common-mode | | | 10 ¹³ 2 | | Ω pF | |
| | Differential | | | 10 ¹³ 4 | | Ω pF | |
| OUTPUT | | | | | <u> </u> | | |
| V _{OH} , V _{OL} | Voltage output swing from rail | I _{OUT} = ±1 mA | | 30 | 50 | mV | |
| SHUTDOW | /N | | | | <u> </u> | | |
| t _{OFF} | Shutdown turnoff time | | | 30 | | ns | |
| t _{ON} | Shutdown turnon time | | | 100 | | ns | |
| V _L | SHDN low threshold | Comparator is enabled ⁽⁴⁾ | | | (V+) - 1.7 | V | |
| V _H | SHDN high threshold | Comparator is disabled (4) | (V+) - 0.9 | | | V | |
| | Input bias current of shutdown pin | | | 2 | | рА | |
| I _{QSD} | Quiescent current in shutdown | | | 2 | | μA | |
| POWER S | UPPLY | | I | | <u>'</u> | | |
| Vs | Specified voltage | | 2.7 | | 5.5 | V | |
| | | Higher end | | 2.2 | 2.2 | | |
| | Operating voltage range | Lower end | | 5.5 | | V | |
| IQ | Quiescent current | $V_S = 5 \text{ V}, V_O = \text{High}$ | | 3.2 | 5 | mA | |

 $[\]ensuremath{\text{V}_{\text{OS}}}$ is defined as the average of the positive and the negative switching thresholds.

Product Folder Links: TLV3501 TLV3502

Not production tested.

The difference between I_{B+} and I_{B-} . When the shutdown pin is within 0.9 V of the most positive supply, the part is disabled. When it is more than 1.7 V below the most positive supply, the part is enabled.



Electrical Characteristics (continued)

At $T_A = 25$ °C and $V_S = 2.7$ V to 5.5 V, unless otherwise noted.

| - A | | | | | | | |
|-------------------|-----------------|-----|---------|------|--|--|--|
| PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT | | | |
| TEMPERATURE RANGE | | | | | | | |
| Specified range | | -40 | 125 | °C | | | |
| Operating range | | -40 | 125 | °C | | | |

6.7 Switching Characteristics

At $T_A = 25$ °C and $V_S = 2.7$ V to 5.5 V, unless otherwise noted.

| | PARAMETER | TEST (| CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---------------------------------------|--|------------------------------------|-----|-----|-----|------|
| T _(pd) | | A\/ 100 m\/ | At $T_A = 25^{\circ}C$ | | 4.5 | 6.4 | ns |
| _ | Duran a matter and also states (1)(2) | $\Delta V_{IN} = 100 \text{ mV},$ Overdrive = 20 mV | At $T_A = -40^{\circ}C$ to +125°C | | | | ns |
| I (pd) | Propagation delay time (1)(2) | A)/ 400 m)/ | At T _A = 25°C | | 7.5 | 10 | ns |
| | | $\Delta V_{IN} = 100 \text{ mV},$ Overdrive = 5 mV | At $T_A = -40^{\circ}$ C to +125°C | | | 12 | ns |
| $\Delta t_{(SKEW)}$ | Propagation delay skew ⁽³⁾ | $\Delta V_{IN} = 100 \text{ mV}, \text{ overd}$ | rive = 20 mV | | 0.5 | | ns |
| f _{MAX} | Maximum toggle frequency | Overdrive = 50 mV, V | _S = 5 V | | 80 | | MHz |
| t _R | Rise time ⁽⁴⁾ | | | | 1.5 | | ns |
| t _F | Fall time ⁽⁴⁾ | | | | 1.5 | | ns |

⁽¹⁾ Not production tested.

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated

⁽²⁾ Propagation delay cannot be accurately measured with low overdrive on automatic test equipment. This parameter is ensured by characterization and testing at 100-mV overdrive.


³⁾ The difference between the propagation delay going high and the propagation delay going low.

⁽⁴⁾ Measured between 10% of V_S and 90% of V_S.



6.8 Typical Characteristics


At $T_A = 25$ °C, $V_S = 5$ V, and input overdrive = 100 mV, unless otherwise noted.



TEXAS INSTRUMENTS

Typical Characteristics (continued)

At $T_A = 25$ °C, $V_S = 5$ V, and input overdrive = 100 mV, unless otherwise noted.







Figure 7. Propagation Delay vs Supply Voltage

Figure 8. Wake-Up Delay vs Temperature







Figure 9. Response to 50-MHz Sine Wave

Figure 10. Response to 100-MHz Sine Wave (±2.5-V Dual Supply into 50-Ω Oscilloscope Input)








Figure 12. Quiescent Current vs Temperature



Typical Characteristics (continued)

At $T_A = 25$ °C, $V_S = 5$ V, and input overdrive = 100 mV, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TLV3501 and TLV3502 devices both feature high-speed response and include 6 mV of internal hysteresis for improved noise immunity with an input common-mode range that extends 0.2 V beyond the power-supply rails.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Operating Voltage

The TLV350x comparators are specified for use on a single supply from 2.7 V to 5.5 V (or a dual supply from ± 1.35 V to ± 2.75 V) over a temperature range of -40° C to $+125^{\circ}$ C. These devices continue to function below this range, but performance is not specified.

7.3.2 Input Overvoltage Protection

Device inputs are protected by electrostatic discharge (ESD) diodes that conduct if the input voltages exceed the power supplies by more than approximately 300 mV. Momentary voltages greater than 300 mV beyond the power supply can be tolerated if the input current is limited to 10 mA. This limiting is easily accomplished with a small input resistor in series with the comparator, as shown in Figure 15.




Figure 15. Input Current Protection for Voltages Exceeding the Supply Voltage



7.4 Device Functional Modes

7.4.1 Shutdown

A shutdown pin allows the device to go into idle when it is not in use. When the shutdown pin is high, the device draws approximately 2 μ A, and the output goes to high impedance. When the shutdown pin is low, the TLV3501 is active. When the TLV3501 shutdown feature is not used, connect the shutdown pin to the most negative supply, as shown in Figure 16. Exiting shutdown mode requires approximately 100 ns. The TLV3502 does not have the shutdown feature.




Figure 16. Basic Connections for the TLV3501

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Adding External Hysteresis

The TLV350x has a robust performance when used with a good layout. However, comparator inputs have little noise immunity within the range of a specified offset voltage (±5 mV). For slow-moving or noisy input signals, the comparator output can cause an undesirable switch state as input signals move through the switching threshold. In such applications, the 6 mV of internal hysteresis of the TLV350x might not be sufficient. For greater noise immunity, external hysteresis can be added by connecting a small amount of feedback to the positive input. Figure 17 shows a typical topology used to introduce 25 mV of additional hysteresis, for a total of 31-mV hysteresis when operating from a single 5-V supply. Use Equation 1 to calculate the approximate total hysteresis.

$$V_{HYST} = \frac{(V+) \times R_1}{R_1 + R_2} + 6mV$$
 (1)

The total hysteresis, V_{HYST}, sets the value of the transition voltage required to switch the comparator output, by enlarging the threshold region, thereby reducing sensitivity to noise.




Figure 17. Adding Hysteresis to the TLV350x


8.2 Typical Application

8.2.1 Relaxation Oscillator

The TLV350x can easily be configured as a simple and inexpensive relaxation oscillator. In Figure 18, the R_2 network sets the trip threshold at 1/3 and 2/3 of the supply. Because this circuit is a high-speed circuit, the resistor values are low to minimize the effects of parasitic capacitance. The positive input alternates between 1/3 of V+ and 2/3 of V+, depending on whether the output is low or high. The time to charge (or discharge) is 0.69 x R_1C . Therefore, the period is 1.38 x R_1C . For 62 pF and 1 k Ω as shown in Figure 18, the output is calculated to 10.9 MHz. An implementation of this circuit oscillated at 9.6 MHz. Parasitic capacitance and component tolerances explain the difference between theory and actual performance.



Typical Application (continued)



Copyright © 2016 Texas Instruments Incorporated

Figure 18. Relaxation Oscillator

8.2.1.1 Design Requirements

For hysteresis of 1/3 of V+ and threshold levels between 1/3 of V+ and 2/3 of V+, the resistors connected to the comparator positive input must be equal in value. The resistor value must be kept low enough so it does not create additional time constant because of the input capacitor and board parasitic capacitor. The value of the charging resistor, R₁, must be relatively low for high-frequency switching without drawing high current and affecting the output high and low level. The value of the charging capacitor must be high enough to avoid errors cause by parasitic capacitance.

8.2.1.2 Detailed Design Procedure

For the positive input, $+IN = 1/3 V_{OUT} + 1/3 V_{OUT} + 1/3 V_{OUT}$ is low and assuming V_{OL} is very close to GND. Or, $+IN = 1/3 V_{OUT} + 1/3 V_{OUT} + 1/3 V_{OUT}$ is high and assuming V_{OH} is very close to V+.

For the negative input, the capacitor charges to 2/3 V+ and discharges to 1/3 V+ exponentially at the same rate with a time constant of R_1C .

8.2.1.3 Application Curve




Figure 19. TLV3501 Device With Upper and Lower Thresholds With 1-V Hysteresis



Typical Application (continued)

8.2.2 High-Speed Window Comparator

A window comparator circuit determines when a signal is between two voltages. The TLV3502 can readily be used to create a high-speed window comparator. V_{HI} is the upper voltage threshold, and V_{LO} is the lower voltage threshold. When V_{IN} is between these two thresholds, the output in Figure 20 is high. Figure 21 shows a simple means of obtaining an active low output. The reference levels are connected differently between Figure 20 and Figure 21. The operating voltage range of either circuit is 2.7 V to 5.5 V.




Figure 20. Window Comparator—Active High

Figure 21. Window Comparator—Active Low



9 Power Supply Recommendations

The TLV350x comparators are specified for use on a single supply from 2.7 V to 5.5 V (or a dual supply from ± 1.35 V to ± 2.75 V) over a temperature range of -40° C to $+125^{\circ}$ C. These devices continue to function below this range, but performance is not specified.

Place bypass capacitors close to the power-supply pins to reduce noise coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines*.

10 Layout

10.1 Layout Guidelines

For any high-speed comparator or amplifier, proper design and printed-circuit board (PCB) layout are necessary for optimal performance. Excess stray capacitance on the active input, or improper grounding, can limit the maximum performance of high-speed circuitry.

Minimizing resistance from the signal source to the comparator input is necessary to minimize the propagation delay of the complete circuit. The source resistance, along with input and stray capacitance, creates an RC filter that delays voltage transitions at the input, and reduces the amplitude of high-frequency signals. The input capacitance of the TLV350x, along with stray capacitance from an input pin to ground, results in several picofarads of capacitance.

The location and type of capacitors used for power-supply bypassing are critical to high-speed comparators. The suggested 2.2-µF tantalum capacitor does not need to be as close to the device as the 0.1-µF capacitor, and may be shared with other devices. The 2.2-µF capacitor buffers the power-supply line against ripple, and the 0.1-µF capacitor provides a charge for the comparator during high-frequency switching.

In a high-speed circuit, fast rising and falling switching transients create voltage differences across lines that would be at the same potential at DC. To reduce this effect, use a ground plane to reduce difference in voltage potential within the circuit board. A ground plane has the advantage of minimizing the effect of stray capacitances on the circuit board by providing a more desirable path for the current to flow. With a signal trace over a ground plane, at high-frequency the return current (in the ground plane) tends to flow right under the signal trace. Breaks in the ground plane (as simple as through-hole leads and vias) increase the inductance of the plane, making it less effective at higher frequencies. Breaks in the ground plane for necessary vias must be spaced randomly.

Copyright © 2005–2016, Texas Instruments Incorporated



10.2 Layout Examples

Figure 22 shows an evaluation layout for the TLV3501 8-pin SOIC package; Figure 23 is for the 5-pin SOT-23 package. Both evaluation layouts are shown with SMA connectors that bring signals on and off the board. RT1 and RT2 are termination resistors for $+V_{IN}$ and $-V_{IN}$, respectively. C1 and C2 are power-supply bypass capacitors. Place the 0.1- μ F capacitor closest to the comparator. The ground plane is not shown, but the pads connecting the resistors and capacitors are shown. Figure 24 shows a schematic of this circuit.




Figure 22. TLV3501D (SOIC) Sample Layout




Figure 23. TLV3501DBV (SOT-23) Sample Layout




Figure 24. Layout Schematic



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/.

11.2 Documentation Support

11.2.1 Related Documentation

The following documents are relevant to using the TLV350x, and recommended for reference. All are available for download at www.ti.com unless otherwise noted.

- Precision Design: Analog Pulse Width Modulation, SLAU508
- TLV170x 2.2-V to 36-V, microPower Comparator, SBOS589
- TLV170x-Q1 2.2-V to 36-V, microPower Comparator, SLOS890
- TLV3501A-Q1 4.5ns Rail-to-Rail, High Speed Comparator in Microsized Packages, SBOS533
- TLV3502-Q1 4.5-ns Rail-to-Rail High-Speed Comparator, SBOS507

11.3 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

| PARTS | PRODUCT FOLDER SAMPLE & BLIV | | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|---------|--------------------------------|------------|---------------------|------------------|---------------------|--|
| TLV3501 | Click here | Click here | Click here | Click here | Click here | |
| TLV3502 | Click here | Click here | Click here | Click here | Click here | |

11.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-----------------------------|---------|
| TLV3501AID | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TLV 3501 | Samples |
| TLV3501AIDBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXA | Samples |
| TLV3501AIDBVRG4 | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXA | Samples |
| TLV3501AIDBVT | ACTIVE | SOT-23 | DBV | 6 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXA | Samples |
| TLV3501AIDBVTG4 | ACTIVE | SOT-23 | DBV | 6 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXA | Samples |
| TLV3501AIDG4 | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TLV 3501 | Samples |
| TLV3501AIDR | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TLV 3501 | Samples |
| TLV3502AID | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TLV 3502 | Samples |
| TLV3502AIDCNR | ACTIVE | SOT-23 | DCN | 8 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXC | Samples |
| TLV3502AIDCNRG4 | ACTIVE | SOT-23 | DCN | 8 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXC | Samples |
| TLV3502AIDCNT | ACTIVE | SOT-23 | DCN | 8 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXC | Samples |
| TLV3502AIDCNTG4 | ACTIVE | SOT-23 | DCN | 8 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | NXC | Samples |
| TLV3502AIDG4 | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TLV 3502 | Samples |
| TLV3502AIDR | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TLV 3502 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3502:

Automotive: TLV3502-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV3501AIDBVR | SOT-23 | DBV | 6 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TLV3501AIDBVT | SOT-23 | DBV | 6 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TLV3501AIDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV3502AIDCNR | SOT-23 | DCN | 8 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV3502AIDCNT | SOT-23 | DCN | 8 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV3502AIDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |



www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV3501AIDBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| TLV3501AIDBVT | SOT-23 | DBV | 6 | 250 | 180.0 | 180.0 | 18.0 |
| TLV3501AIDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TLV3502AIDCNR | SOT-23 | DCN | 8 | 3000 | 213.0 | 191.0 | 35.0 |
| TLV3502AIDCNT | SOT-23 | DCN | 8 | 250 | 213.0 | 191.0 | 35.0 |
| TLV3502AIDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TLV3501AID | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| TLV3501AIDG4 | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| TLV3502AID | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| TLV3502AIDG4 | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated