

Study Assignment

Title: Introduction to Assembly language programming

Mit: To study Assembler, linker, masm, tasm & assembly language programming x86 instruction set.

Objective: To be familiar with the format of assembly language programming structured instructions.

Theory:

Assembly Language: The assembly language programming is a low level programming language for computer, microprocessor, microcontroller & other integrated circuit. It implements a symbolic representation of the binary machine and other constants needed to programme a CPU architecture. This representation is clearly defined by the hardware manipulation.

Assembler: It is a system program which converts the assembly language program instruction into machine executable instruction. For example: Microsoft Macro Assembler (MASM), Open source netwide assembler (NASM).

MSDN: The Microsoft Macro Assembler is an x86 assembler for MS-DOS & Microsoft Windows. It supports a wide variety of macro facilities & structured program idioms including high level programme formation for looping & procedures.

Turbo. Turbo Assembler (TASM) is a x86 assembler package developed by Borland. It is used with Borland's high level language compiler, such as Turbo Pascal & Turbo C.

Nasm: The Native Assembly (NASM) is an assembler & disassembler for intel x86 architecture. It can be used to write 16-bit 32 (Intel) & 64-bit x86-64 programs. NASM is considered to be one of the most popular assembler overall.

Linker:

Linker or Link editor is a program that takes one or more object generated by a compiler & combine them into a single executable program. When a program comprises multiple object files, the linker combines these files into unified form a collection called library in the output.


Loader: A loader is the part of the operating system that is responsible for loading programs, one of the essential stage in starting a program it means that loader is a program that loads the programs into the memory and prepares them for execution.

loading the program includes reading the content of executable file. the file containing the programme text, into memory and then applying some other required preparatory task.

Once loading is completed the operating system starts the program by passing control to the load program code. `dos debug`.

"debug" is a command in dos, ms-dos & microsoft windows/only (x86 versions) which runs the program `debug.com`.

Debug can act as an assembler, debugger, or examining memory contents in assembly language.



⇒ Procedure to create and execute a simple assembly program on ubuntu using nasm.

Steps to follow:

1. Boot the machine with ubuntu / fedora.
2. Select & click on desktop icon from the toolbar.
3. Start typing "terminal". Different terminal windows available will be displayed.
4. Click on "terminal" icon. A terminal window will open showing command prompt.
5. Give the following command to invoke the editor gedit hello.asm
6. Type in the program in gedit window, save & exit
7. To assemble the program write the cmd at the prompt as follows & press enter key.
nasm -f elf32 hello.asm → hello.o (for 32bit)
nasm -f elf64 hello.asm → hello.o (for 64-bit)
8. If the execution is error free, that means hello.o object file has been created.
9. To link & create the executable give the cmd as
ld -o hello hello.o
gcc -o hello hello.o (if you are using function)
10. To execute the program, write at prompt ./hello.
11. "Hello world" will be displayed.

The assembly program structure

The assembly program can be divided into three sections.

The data section :- This section is for "declaring initialized data". However this data does not change at runtime so they are not really variables. The data section is used for things like file names & buffer sizes. Here you can use the DB, DW, DQ, NZC or the Free Ex3.

section.data

```
message db "Hello world!", $; Display message  
mylength equ $-message ; Declaring my length  
buffersize dw 102d ; Declare buffersize
```

The .bss section :- This section is where you declare your variables. You use the RESB, RESW, RESD. instructions.

section.bss

```
filename resb 255 ; Reserve 255 bytes  
number resb 1 ; Reserve 1 byte  
bignum resw 1 ; Reserve 1 word (W=2B)
```

The .text section: This is where the actual assembly code is written. The .text section must begin with the declaration global_start, which just tells the kernel where the program execution begins.

Section-Header.

Global - Start.

- Starts

∴ Here is where the program actually begins

Linux system calls (for 32bit).

Write system calls that you are using.

You can make use of Linux system calls in your assembly program. You need to take the following steps for using Linux system calls in your program.

1. Put the system call number in the `rax` register
2. Store the argument to the system call in the registers `EDX`, `ECX`, etc.
3. Call the relevant interrupt
4. The result is usually returned in the `RAX` register.

Following table shows some of the system calls frequently used.

No	Name	%eax	%ebx	%ecx	%edx	%esi	%edi
1	sys_exit	int		-	-	-	-
2	sys_fork	start+2	-	-	-	-	-
3	sys_read	unsignif. char*	size+	-	-	-	-
4	sys_write	unsignif. const char*	size+	-	-	-	-
5	sys_open	unsignif. file	-	int	-	-	-
6	sys_close	unsignif.	-	-	-	-	-


⇒ Linux system calls - (Syscall for 64 bit execution)

Linux system calls are called in the same ways as DOS system calls:

1. write the system call number in eax.
2. set up the arguments in system call in RDI, RSI, RDX etc.
3. make a syscall will "syscall" instruction
4. the result is generally returned in RAX

	%eax	System call	%rdi	%rsi	%rdx	%r10	%r8
0	sys-read	unsigned char *buf	int fd	char *size			
1	sys-write	unsigned int fd	const char *buf	char *size			
2	sys-open	const char *filename	int flags	int mode			
3	sys-close	int fd	unsigned				
60	sys-exit	int code	0000-				

Program Development Process



X86 Instruction sets

write all the instruction set of 80x86 architecture

Eg- CMP & Compare Two Operands.

Operation / Algorithms

Left JRD - sign Extend (Right JRD);

(* CMP does not store a result; Its purpose is to set the flags*)

Description:- CMP subtracts the second operand from the first but unlike the SUB instruction does not store the result; only the flags are changed.

Flags Affected

OF, SF, ZF, HF, PF and CF

Instruction Set

→ Data Transfer Group

* General purpose

1) MOV Assign operand 2 to operand 1

Algorithm:

$$\text{operand 1} = \text{operand 2}$$

Description:

MOV instruction is used to copy a word or a byte or double word or Quad-word to / from Registers / memory.

Flags affected - No flags are affected

2) MWS - move string data.

Algorithm

$$ES : [DI] = DS : [SI]$$

if DF = 0 then

$$SI = SI + L$$

$$DI = DI + L$$

else

$$SI = SI - 1$$

$$DI = DI - 1$$

Description

Copies data from addressed by DS:SI to the location ES:DI destination and updates SI & DI Based on the size of operand or instruction. Used with REP prefix.

Flags affected - None

MOVSD - Move with Sign-Extend

Algorithm

Operand 1 = Operand 2 (with sign)

Description

Copies a byte or a word from a source operand to a source destination register & sign extend into the upper bits of destination

Flags Affected - None

MOVZX - Move with Zero-extend

Algorithm - Operand 1 = Operand 2 (with zero in upper bits)

Description Copy a byte or a word from a source operand to destination register and zero extends into the upper bits of destination. Used to copy an 8-bit or 16-bit operand into a larger destination

5) PUSH - Push value / registers to stack

Algorithm

$$SP = SP - 2 \text{ (for 16 bit value)}$$

SS : [SP] (top of the stack) = Operand

Description

PUSH instruction decrements SP by size of operand and transfers one word from source to the stack top (SS : SP)

Flags Affected - None

6) PUSHA | PUSHAD - Push all general purpose Registers onto stack

Algorithm

PUSH AX

PUSH CX

PUSH DX

PUSH BX

PUSH SP

PUSH BP

PUSH SI

PUSH DI

Description: Pushes all General purpose Registers onto stack in following order - (E) AX, (E) CX, (E) DX, (E) BX, (E) SP, (E) BP, (E) SI, (E) DI. The value of SD is the value before the arterial push of SP

Flags Affected : None.

(7) POP : Pop value from Registers from Stack

Algorithm - Operand = SS:(SP) (top of the stack)

SP = SP + 2 (for 16 bit operand)

Description

Transfer operand at the current stack top (SS:SP) to the destination. Increment SP by the size of operand to point to the new stack top. CS is not a valid destination.

Flags affected - None.

(8) POPA / PDPAD - Pop top 8 value of stack.

Algorithm

POP DI

POP SI

POP BP

POP XX (SP value ignored)

POP BX

POP DX

POP CX

POP AX

Description

It Pops, the top 8 value of the stack into the 8 general purpose register. Registers are popped in order (E)DI, (E)SI, (E)BP, (E)SP, (E)DX, (E)CX & (E)AX. The (E)SP value popped from the stack is actually discarded.

Flags Affected - None.

(9) XCHG - Exchange Content of Source & destination

Algorithm - temp = Operand 2

Operand 2 = Operand 1 } for swapping two
Operand 1 = temp value

Description

This instruction is used to swap the content of source & destination operand.

Usage

XCHG dest, SRC
Flags affected : None

(10) XLAT / XLATB : Translate byte from table

Algorithm

AL = DS : [BX + Unsigned AL]

Description

Replace the bytes in AL with byte from user table addressed by BX. The original value is the index into the translation table i.e. Content value of memory byte at DS [BX + Unsigned AL] to AL register

Flags affected - None

(11) LAR - Load access rights

Description: The high byte of the destination register is overwritten by the value of the access right byte and the low ordered byte is zeroed depending on the selection in source operand. The zero flag is set if the operation is successful.

Flag Affected - ZF

(12) BS WAP - Byte Swap

Usage - BSWAP reg 32

Description: Changes the byte order of a 32 Bit Register from Big Endian to Little Endian or vice-versa. Result left in destination Register is undefined if the operand is a 16-Bit Register.

Flag affected - None.

INPUT | OUTPUT Instructions

(13) IN : Input from port into Accumulator

Usage : In accm, Port

Description: A Byte, word or word or guard is read from "port" & placed in AL, AX, EAX & RAX resp. If the port No. is in the range of 0-255 it can be specified as an immediate otherwise it must be specified in DX.

Flags Affected - None

(14) INS - Input String from port

Description

It loads data from port to destination ES:(E)DI
(E)DI is adjusted by the size of the operand & inc
if the direct flag is cleared & dec if set for INSB,
INSW, INSD, no operand allowed & size determined

by me mnemonic

Flags affected : None

(15) OUT - output from Accumulator to port

Description

Transfers byte in AL, word in AX, double in EDX to be specified hardware port address. first operand is a port no. If required to access port no. our 255-DX system should be used otherwise it can be specified an immediate.

flags affected - None.

(16)

OUTS - output string from accumulator to port

Description - Transfers a byte at word or double word from source accumulator register to the port specified as immediate (in DX register). For instructions with no operands the "src" is located at DS:SI & SI is incremented or decremented by the size of the operand or size dictated by the instruction format

flags affected - None

(17)

LEA : Load effective address

Usage : LEA dest, Src EX - LEA reg, memory

Algorithm :

REG = address of memory (affat)

Description Transfer offset address of "Src" to the destination register

flag affected - None

(18) LDS - Load pointer with DS

Algorithm -

REG = first word

DS = second word

Description

This instruction loads memory double word
into word register & DT.

flag affected - None

(19) LES : Load Pointer using ES

Algorithm

REG = first word

ES = second word

Description - This instruction loads memory double
word into word register & ES

flag affected - None

(20) LFS : Load pointer using FS

Algorithm - REG = first word

FS = second word

Description - This instruction loads memory double
word into word register & FS.

flag affected - None

- (21) LGS - Load Pointer using GS
Algorithm - RGS - 1st word
GS - 2nd word
Description: This instruction load memory double word
into word registers & GS
Flag affected: None
- (22) LSS - Load Pointer using SS
Algorithm - REGT = first word
SS = 2nd word.
Description: This instruction load memory double
word into word register & SS
Flag affected - None
- ## FLAG - TRANSFER INSTRUCTIONS
- (23) LAHF: Load AH register from flag
Algorithm: AH = flag register
Description: load AH from low 8 bit of flag register
Flag register: None
- (24) SAHF: Store AH register into flags
Algorithm - flag register = AH
Description - store AH register into low 8 bit of
flag register
Flag affected: CF, ZF, SF, OF; PF, AF (all flags)

(25)

PUSHF | PUSHFD : push flag / & flag onto stack
Algorithm - $SP = SP - 2$ (for PUSHF)
 $SS : [SP] \text{ (top of stack)} = \text{flags}$

Description : Transfer the flag register onto the stack . PUSHF saves a 16 bit value while PUSHFD a 32 bit value .

(26)

POPF | POPFD : Pop flags off stack
Algorithm - $\text{flags} = SS:[SP]$ (top of the stack)
 $SP = SP + 2$ (for POPF)

Description : Pops word / dword from stack into the flags register and increment SP by 2 (POPF) or 4 (POPFD)

Flag affected : All flags

(27)

CMPXCHG : compare & exchange

Algorithm : for ~~&~~ CMPXCHG dest, src

CMP dest EAX

JNE = Swap dest src

Mov EAX dest

JMP skip

if (dest = EAX)

Set ZF

dest = src

swap_dest_src :

Mov dest src

skip:

; other instruction

the

Clear ZF

EAX = dest

Description : compare destination to accumulator
If they are equal then is copied
to destination. Else destination is copied
to the accumulator.

Flags affected - OF, SF, ZF, AF, PF, CF

ARITHMETIC INSTRUCTIONS

* Addition

(28) ADD - Add byte or word or double word or
quadword

Algorithm:

$$\text{Operand 1} = \text{Operand 1} + \text{Operand 2}$$

Description

Perform addition of both operand & store
the result in 1st operand

Flags affected - All flags

(29) ADC - Add byte or word or double word or
quad word with carry

Algorithm:

$$\text{Operand 1} = \text{Operand 1} + \text{Operand 2} + \text{CF}$$

Description

Perform addition of operand 1 & operand 2 along
with carry & store result in operand 1

Flag Affected - All flags

30. INC : increment Byte / word / double word / Quad word
by 1.

Algorithm - Operand = Operand + 1

Description - Increment the operand by 1 byte

Flag affected - All flags except CF

31. AAA - ASCII adjust for addition

Algorithm

if low nibble of AL > 9 or AF = 1 then

$$AL = AL + 6$$

$$AH = AH + 1$$

$$AF = 1$$

$$CF = 1$$

else

$$AF = 0$$

$$CF = 0$$

In both cases, it clears high nibble of AL.

Description - correct result in AH & AL after addition when working with BCD values

Flags affected \rightarrow AF, CF

(32)

DAA : decimal adjust for addition

Algorithm : If low nibble of AL > 9 or AF = 1 then

$$AL = AL + 6$$

$$AF = 1$$

if AL > 9FH or CF = 1 then

$$AL = AL + 60H$$

$$CF = 1$$

Description : correct the result of addition of two packed BCD

flag affected : All value

*8

SUBTRACTION

(33)

SUB : Subtracted Byte | word | dword | qword

Algorithm - Operand 1 = Operand 1 - Operand 2

Description : Perform subtraction & store result in Operand 1

flag Affected : All flags

134)

SB : Subtracted byte | word | double word | qword
with borrow

Algorithm - Operand 1 = Operand 1 - Operand 2 - CF

Description : Perform subtraction & store result in Operand 1

flag affected - All flags

(35) DEC - Decrement instruction

Algorithm = Operand = Operand - 1

Description - Decrement byte | word | dword | qword by 1
Flags affected = All flags

(36) NEG - Negate byte | word | dword | qword

Algorithm - Inverts all bit of operand. Add 1 to inverted operand
Description set makes operand -ve (two's complement)
Flags affected - All flags

(37) AAS - ASCII adjust after subtraction

Algorithm - If low nibble of AL > 9 or AF = 1 then

$$AL = AL - 6$$

$$AH = AH - 1$$

$$AF = 1$$

$$CF = 1$$

else : $AF = 0$

$$CF = 0$$

In both cases - clear high nibble of AL

Description - Corrects result in AH & AL after subtraction
when working with BCD values

Affected flags : AF, CF

(38) DAS : Decimal adjust after subtraction

Algorithm - if low nibble of AL > 9 or AF = 1 then

$$AL = AL - 6 \text{ and } AF = 1$$

If $AF > 9fh$ or $CF = 1$ then

$$AL = AL - 60h \text{ & } CF = 1$$

Description: Correct result of subtraction of two packed BCD values

Flags affected: All flags.

(3a) CMP - compare two operands

Algonikus - Left SRC - Sign Extended (Right SRC)

Description: Comp subtracts the second operand from the first but unlike Sub-instruction, does not store the result: only the flags are changed

Flags affected: OF, SF, ZF, AF and CF.

MULTIPLICATION

(4a) MUL - multiply byte | word | dword | qword (unsigned)

Algonikus: when operand is a byte

$AX = AL * \text{oprand}$

when operand is a word

$DX \cdot AX = AX * \text{oprand}$.

Description: Multiplies AL, AX, EAX or RAX by source operand
If source is 8 bit, it is multiplied by AL and product is stored in AX. If the source is 16 bit it is multiplied by AX and product is stored in DX. If source is 32 bit, it is multiplied by EAX & Product is stored in EDX: EAX. If the source is 64 bit, it is multiplied by RAX and product is stored in RDX : RAX

Flags Affected: CF, OF

(41) IMUL - multiply byte | word | dword | qword (Signed)

Algorithm: when operand is a quad word

$$(RDX, RAX) = RAX * \text{operand}$$

Description: Perform a signed integer multiplication
on AL, AX, EAX.

Flags affected = CF, OF

(42) AAM = ASCII adjust after multiplication

$$AH = AL / 10$$

AL = remainder

Description: correct the result of multiplication of two BCD values

Flags affected: ZF, SF, PF

DIVISION

(43) DIV: Unsigned Divide

Algorithm: when operand is a word

$$DX = (DX \cdot AX) / \text{operand}$$

DX = remainder (modulus)

Description - Perform 8-, 16-, 32-bit or 64-bit

unsigned division. If the divisor is 8 bit & the dividend is

AX, the quotient is AL and remainder is AH. If divisor

is 16 bit the dividend is DX:AX quotient is AX & remainder

is DX. If the divisor is 32 bit, dividend is EDX:EAX.

quotient is EAX & remainder is EDX. If divisor is

64 bit, the dividend is RDX:RAX, quotient is RAX &

remainder RDX

Flags affected - All flags undefined after this instruction

(44) IDIV - signed divide

Algorithm - when operand is a byte

$AL = AX / \text{operand}$ and $AH = \text{remainder} (\text{modulus})$

Description: Perform a signed integer division operation
usually the IDIV operator is prefixed by (BW)
to sign-extend dividend

Flags affected - All flags undefined

(45) AAD, ASCII adjust before division

Algorithm : $AL = (AH * 10) + AL$

$AH = 0$

Description : Prepare two BCD values for division
Flags affected = ZF, SF, PF

(46) (BW) convert byte into word

Algorithm : if high bit of AL = 1 then :

$AH = 255 (0FFh)$

else $AH = 0$

Description : It converts a byte into words

Flags affected : None

(47) (WD) - convert word to double word

Algorithm : If high byte of AX is 1 then

$DX = 65535 (FFFFh)$

else $DX = 0$

Description : It converts a word to double word

Flags affected : None

48x

C20: Convert d word to word.

Algorithm: If right bit of EAX=1 then:

EAX=0FFFFFFFFFFH

C30: EAX=0

Description: It removes the sign bit in EAX throughout the EAX register.

Flag affected: None.

Bit Manipulation Instruction

Logical.

49. Not: Not byte / word / dword / qword

Algorithm: if bit is 1, turn it to 0
if bit is 0, turn it to 1.

Description: Invert each bit of the operand

Flag affected: None

50. AND And byte word dword / qword.

Rules: 1 AND 1 = 1

1 AND 0 = 0

0 AND 1 = 0

0 AND 0 = 0

Description: Applies logical AND on all bit of two Operands

Flag affected: ZF, SF, PF

51. OR - OR byte word / dword / qword

Rules: 1 OR 1 = 1

1 OR 0 = 1

0 OR 1 = 1

0 OR 0 = 0

Description: Apply logical OR on 2 operands

Flag affected: ZF, SF, PF.

52. XOR :- Exclusive OR byte word / dword / qword.

Rules: 1 XOR 1 = 0

1 XOR 0 = 1

0 XOR 1 = 1

0 XOR 0 = 0

Description: Applies logical NOR to all bits of 2 operands.

Flag affected: ZF, SF, PF

53 TEST: Test byte/word/word/word.

Rules: Same as logical AND

Description: Logical AND and all bits of 2 operand for flags only.

Flags affected: ZF, SF, OF

54 AT: Bit Test.

Description: The destination bit indexed by the source value.

Usage: AT dest, src

Flag affected: carry flag(CF)

55 ATS: Bit Test & set.

Usage: ATS dest, src.

Description: The destination bit indexed by src value is copied to carry flag and then set in the destination

Flags affected: carry flag(CF)

56 ATR: Bit Test & reset.

Usage: ATR dest, src.

Description: The destination bit is indexed by src value and then cleared in destination

Flags affected: carry flag(CF)

57

ATC: Bit test with complement

usage: ATC dest, src.

Description: The destination bit index by source value is copied into the carry flag after being complemented

Flag affected: carry flag (CF)

58

BTF: Bit scan forward.

usage: BTF dest, src.

Description: scans source operand from first bit set sets ZF if a bit is found set bit: clears ZF if no bits are found set. BTF scans forward across bit pattern (0-n)

Flag affected: zero flag (ZF)

↑

Shift Instructions

59

BTR: Bit scan reverse.

Description: Scans source operand for first set bits sets ZF if a set bit is found and loads destination with an order to first set bit. BTR scans in reverse (n-0)

Flags affected: zero flag (ZF)

60

SAL: Shift ^{logical} left logical shift

Description: Shift all bits left

- zero bit is inserted to right

Description: shift operand 1 left

Flags affected: CF, AF

- 61 ~~SHD~~: Shift arithmetic left
Algorithm: shift all bits left
• zero bit is inserted to right
Description: shift arithmetic operand 1 left.
Flag affected: CF, ZF
- 62: SHR - shift logical right.
Algorithm: shift all bits right, the bit that goes off is set to CF
• zero bits is inserted to left
Description: shift operand 1 right & no of shift is set by operand 2.
Flags affected: CF, ZF
- 63: SAD: shift arithmetic right
Algorithm: shift all bits right, the bits that goes off is set to CF
• the sign bit that is inserted to left most position has the same value as before shift.
Description: shift arithmetic operand 1 right
no number of shift is set by operand 2
Flag affected: CF, ZF

64

SHLD: Double precision shift left

Description: Shift the bits of the second operand into the first operand. The third operand indicates the number of bits to be shifted. The position opened by the shift are filled by the most significant bit of second operand.

Flags affected: AF, SF, ZF, PF, CF

65

SHRD: Double precision shift right

Description: Shift the bits of second operand into first operand. The third operand indicates the number of operand. The third operand indicates the number of bits is shifted.
Flags affected: AF, SF, ZF, OF, CF

Rotate Instruction

66

RDL: Rotate Left.

Description: Shift all bits left. The bit that goes off to CF and same bit is inserted to the right.

Description: Rotate operand left. The no of rotation is set by ODD.

Flags affected: CF, ZF.

67

RDR: Rotate Right.

Description: Shift all bits right. The bit that goes off is set to CF and the same bit is inserted to the right-left.

Description: Rotate operand 1 right. The number of rotation is set by operand.

Flag affected: CF, ZF

68.1 RCL: Rotate through carry flag.

Algorithm: Shift all bits right. The bit that goes off is set to CF & previous value of CF is inserted.

Description: Rotate operand 1 left through carry flag. The number of rotation is set by operand.

Flag affected: CF, ZF

69.1 RCR: Rotate through carry right.

Algorithm: Shift all bits right, the bit that goes off is set to CF & previous value of CF is inserted.

Description: Rotate operand 1 right through carry flag number of rotation.

Flag affected: CF, ZF.

String Instruction Group.

70 CMPS, CMPSB, CMPSW, CMPSD : compare strings

Algorithm: compares string in memory addressed by DS(E)SI & DS

Description: (E)SI and (E)DI are increased or decreased according to the operand size and states of direction flag.

Flags affected: AF, SF, ZF, PF, CF

71 SCAS, SCASB, SCASW, SCASD : scan string

Description: scans a string in memory pointed ES.(E)DI for a value that matches the accumulator. SCAS acquires the operand to be specified. CE(ZF) is increased or decreased acc. to operand.

Flags affected: AF, SF, ZF, OF, PF

72 LODS, LODSB, LODSW, LODSD : load accumulator into string.

Description: loads a memory byte / word addressed by DS:(E)SI into the accumulator. If LODS is used operand must be specified. (E)SI is increased or decreased accordingly to the operand size.

Flags affected: None.

- 23 STOS, STOSB, STOSW, STOSD: store data
Description: stores the accumulator in the memory location addressed by ES:(ED) DI. If SI is used, a destination operand must be specified.
Flag affected: None.
- 24 REP: repeat string
Description: repeat execution of string instruction while CX != 0 & zero flag is clear. CX is decremented each time. the instruction is repeated.
Flag affected: None
- 25 REPE/REPZ: repeat equal/repeat zero
Description: repeat execution of string instruction while CX!=0 & zero flag is set.
Flag affected: none.
- 26 REPE/REPNE: repeat not equal/repeat not zero.
Description: repeats execution of string instruction while CX!=0 and zero flag is clear. CX is decremented and zero flag tested after each string operation.
Flags Affected: None.

Process Control Instructions

Flag Operations.

77 CLC : Clear carry flag.

Algorithm: CF = 0

Description: This instruction clear the carry flag.

Flag affected: CF

78 STC : Set the carry

Algorithm: CF = 1

Description: This instruction set the carry flag.

Flag affected: CF

79 CMC : complementary carry flag.

Algorithm: AF = 0

Description: If clear direction flag . SI & DI will be incremented.

Flag affected: AF

80 CLD : clear direction flag.

Algorithm: AF = 0

Description: It clears direction flag . SI & DI will be incremental by data instructions like CMPS, DCPI, STOS.

Flag affected: AF

81 STA - set direction flag.

Algorithm: AF = 1

Description: It sets direction flag . SI & DI will be decamental by chain instructions.

Flag affected: AF

82) CLI: clear interrupt flag

Algorithm: IF = 0

Description: It clears interrupt flag which disable hardware interrupt.

Flag affected: IF.

83) STI: set interrupt flag.

Algorithm: IF = 1

Description: It sets interrupt flag which enables hardware interrupt.

Flag affected: IF.

84) NOP: no operation.

Algorithm: Do nothing.

Description: This instruction is used to do nothing.

Flag affected: none

External synchronization:

85) HLT: halt the system

Description: This instruction is used to halt the system until interrupt or reset.

Flag affected: No flag are affected.

86) WAIT: wait till interrupt.

Algorithm: None

Description: CPU enters wait state until the coprocessor signals have finished operations

Flag affected: None.

87 ESC : Escape
Description: Provides access to the data bus for other resident process. The CPU treats it as a NOA but places memory operand on bus.
Flag affected: None.

88 LOCK :- Locks Bus during next instruction.
Description: Provides access to the data bus for other resident processor. The CPU treats it as a NOA but places memory operands on bus. Used to avoid 2 processor.
Flags affected: None.

89 BOUND : Check against Array Bound.
Description: Array index in source register is checked against upper and lower bounds in Memory source. The first word located at "limit" is lower boundary and word at "limit + 2" is upper array bound.
Flag affected: None.
Usage: BOUND SRC, LIMIT.

90 ENTER : Make stack frame for Procedure entry.
Description: Modifies stack for entry to procedure for high level language operand "locals". Specifies amount of storage to be allocated.
Flags affected: None.

91 LEAVE: Restore stack for Procedure Exit.

Description: Releases the local variables created by the previous ENTER instruction by restoring SP and FA to their condition before the procedure. Stack frame initialised.

Flag Affected: None.

Unconditional Transfers.

92 CALL: Call is Procedure.

Description: Pushes the location of the next instructions onto the stack and transfers to the destination location. If the process is near / in the same segment.

Flag affected: None.

93 RET: Return from procedure

Algorithm: POP from Stack

IA

If immediate operand is present. JA -
JA + operand.

Description: It is used ~~not~~ to return from near procedure.

Flags Affected: None.

94 RETF: Return from far Procedure.

Algorithm: POP from stack

IP

CJ

Description: If immediate operand is present

$SP = SP + \text{operand}$. Return from far procedure by popping IP.

Flag Affected: None

96) JMP - Jump.

Algorithm: Jump to label.

Description: It is used to jump the program control to the label. It can be made conditional like JE, JG, INC at

Flag affected: AF, SF, ZF, PF, FCF

Iteration Control Instructions.

96) LOOP:

Algorithm: $CX = CX - 1$

if $CX \neq 0$ then

Jump

loop

no jump, continue

Description: It decreases CX and jump +0 labeled if CX is not zero.

Flags affected: None

97) LOOP~~E~~

Algorithm: $CX = CX + 1$

if $(CX \neq 0)$ and $(ZF = 1)$ then

jump

loop:

no jump continue.

Description: Increases CX, jump to label if $CX \neq 0$ and Equal ($ZF = 1$)

Flag affected: None.

98 \Rightarrow LOOPZ

Algorithm: $CX = CX - 1$
if $(CX_1 = 0) \& (ZF = 1)$ then,
 jump.
else
 no jump, continue.

Description: It decreases CX and jumps to
label if $CX_1 = 0 \& ZF = 1$.

Flag affected: None.

99 \Rightarrow LOOPNE

Algorithm: $CX = CX - 1$
if $(CX_1 = 0) \& (ZF = 0)$ then jump
else no jump, continue.

Description: It decreases CX & jumps to labeled
if $CX_1 = 0 \&$ NOT equal ($ZF = 0$)

Flag affected: None.

100 \Rightarrow LOOPNZ

Algorithm: $CX = CX - 1$
if $(CX_1 = 0) \& (ZF = 0)$ then jump.
else: NO jump, continue.

Description: It decreases CX & jump to
label if $CX_1 = 0 \& ZF = 0$

Flag affected = None.

Interrupts

101 INT: Interrupts

Algorithm: Push to stack

Flags register.

C6 & IP

RET = 0

Transfer control to interrupt procedure

Description: It is used to all the kernel for processing interrupt and is numbered by an immediate byte.

Flag affected: IF, other flags are pushed in stack

102 INTO: Interrupt overflow

Algorithm: If OF=1 then INT 4

Description: It calls Interrupt 4 if overflow flag is 1.

Flags affected: IF

103 RET: Interrupt return

Algorithm: POP from stack:

IP

C5

Flags register.

Description: It is used to return from interrupt

Flag ~~affected~~: All flags are popped from the stack.

Protected Mode Specific Instruction

104. > **ARPL:** Adjust Request Privilege level of selector
Description: compare the RPL bits of ~~dest~~ against "SRC" if the RPL bits are '~~00~~' set
Carry to the source RPL bits and zero
Flag is set. otherwise the zero bit flag
is cleared.
Flag Affected: ZF.

105. > **CLTS:** Clear Task switched flag
Description: clears the task switched flag
in the machine status register. This is a
privileged operation and is generally used
only by operating system code.
Flags Affected: ZF

106. > **LAR:** Read access Right.
Description: the high byte of the destination
register is overwritten by the value of
the access right byte and the low order
byte is zeroed depending on the selection
in the source operand.
Flag Affected: ZF

107. > **LLDT:** Load Local Description Table.
Description: load a value from an operand
into the Local Description Table Register (LDR)
Flags Affected: None

108

LIDT: Load Interrupt Description Table.

Description: Load a value from an operand into the Interrupt Description Table.

Flag affected: None.

109

LGDT: Load Global Descriptor Table.

Description: Loads a value from an operand into the Global Descriptor Table(GDT) register.

Flag affected: None.

110

LMSW: Load Machine Status Word.

Description: load the machine status word (MSW) from data found at "src"

Flag affected: None.

111

SGDT: Store Global Descriptor Table.

Description: store the Global Description Table (GDT) register into the specified.

Flags affected: None.

112

SIDT: Store Interrupt Description Table.

Description: stores the Interrupt Description Table(IAT) register into the specified Operand ("dest")

Flags affected: None.

113

SLAT: Store Local Descriptor Table.

Description: stores the Local Descriptor Table(LDT) register into the specified operand.

Flag affected: None.

114 SWI: store machine status word.

Description: stores Machine status word (MSW) into 'test'

Flags affected: None.

115 STTQ: store task register.

Description: store the current Task Register to the specified operand.

Flags affected: None.

116 VERQ: verify read.

Description: verifies the read of the specified segment selector is valid and is readable at the current privileges level. If the segment is readable the zero flag is set, otherwise it is cleared.

117 VERW: verify write.

Description: verify the specified segment selector is valid and is writable at current privilege level. If segment is writable, the zero flag is set, otherwise it is cleared.

Flags affected: ZFC (zero flag)

118 LTR: load Task register.

Description: loads the current tasks register with the value specified in "RC"

Flags affected: None

119.7 LES : load segment limit.

Description: Load the segment limit of a selector is valid and visible at the current privilege level of loading is successful the zero flag is set otherwise it is cleared.

Flag affected: ZF (zero flag)

* Conditional Jump statement.

	Mnemonics	Meaning	Jump conditions
15	JZ	Jump if Above	$CF=0 \ \& \ ZF=0$
27	JZ F	Jump if Above or equal	$CF=0$
35	JB	Jump below	$CF=1$
48	JBE	Jump below or equal	$CF=1 \ \& \ ZF=1$
55	JC	Jump if carry	$CF=1$
67	JCXZ	Jump if carry X zero	$CX=0$
77	JE	Jump if Equal	$ZF=1$
87	JG	Jump if greater (signed)	$ZF=0 \ \& \ SF=0X$
97	JGE	Jump if greater or equal (signed)	$SF=0F$
108	JL	Jump if less (signed)	$SF=0F$
118	JLE	Jump if less or equal (signed)	$ZF=1 \ \& \ SF=0F$
128	JMP	unconditional jump	unconditional
138	JNA	Jump not above	$CF=1 \ \& \ ZF=1$
148	JNAE	Jump if not above or equal	$CF=1$
158	JNB	Jump if not below	$CF=0$
168	JNBE	Jump if not below or equal	$CF=0 \ \& \ ZF=0$
178	JNC	Jump if no carry	$CF=0$
188	JNE	Jump if not equal	$ZF=0$
198	JNO	Jump if not greater (signed)	$ZF=1 \ \& \ SF=0F$

	Mnemonics	meaning	Jump condition
20)	JNGE	Jump if not greater or equal (signed)	SF = 0 & ZF = 0
21)	JNL	Jump if not less (signed)	SF = 0 & ZF = 0
22)	JNLE	Jump if not less or equal (signed)	ZF = 0 & SF = 0
23)	JNO	Jump if not overflow (signed)	OF = 0
24)	JNP	Jump if no parity	PF = 0
25)	JNS	Jump if not signed (signed)	SF = 0
26)	JNZ	Jump if not zero,	ZF = 0
27)	JO	Jump if overflow (signed)	OF = 1
28)	JP	Jump if parity.	PF = 1
29)	JPE	Jump if parity Even.	PF = 1
30)	JAO	Jump if parity Odd	PF = 0
31)	J S	Jump if signed (signed)	SF = 1
32)	JZ	Jump if zero.	ZF = 1